

EFR32MG14 Mighty Gecko Multi-Protocol Wireless SoC Family Data Sheet



The Mighty Gecko multi-protocol family of SoCs is part of the Wireless Gecko portfolio. Mighty Gecko SoCs are ideal for enabling energy-friendly multi-protocol, multi-band networking for IoT devices.


The single-die solution provides industry-leading energy efficiency, ultra-fast wakeup times, a scalable power amplifier, and no-compromise MCU features.

Mighty Gecko applications include:

- · IoT Multi-Protocol Devices
- · Connected Home
- Liahtina
- · Health and Wellness
- · Metering
- · Home and Building Automation and Security

KEY FEATURES

- 32-bit ARM® Cortex®-M4 core with 40 MHz maximum operating frequency
- · 256 kB of flash and 32 kB of RAM
- Pin-compatible across EFR32MG families (exceptions apply for 5V-tolerant pins)
- 12-channel Peripheral Reflex System enabling autonomous interaction of MCU peripherals
- Autonomous Hardware Crypto Accelerator
- Integrated PA with up to 19 dBm (2.4) GHz) or 20 dBm (Sub-GHz) tx power
- · Integrated balun for 2.4 GHz
- · Robust peripheral set and up to 31 GPIO



1. Feature List

The EFR32MG14 highlighted features are listed below.

· Low Power Wireless System-on-Chip

- High Performance 32-bit 40 MHz ARM Cortex[®]-M4 with DSP instruction and floating-point unit for efficient signal processing
- 256 kB flash program memory
- 32 kB RAM data memory
- 2.4 GHz and Sub-GHz radio operation
- Transmit power:
 - 2.4 GHz radio: Up to 19 dBm
 - · Sub-GHz radio: Up to 20 dBm

Low Energy Consumption

- 10.2 mA RX current at 250 kbps, DSSS-OQPSK, 2.4 GHz
- 8.8 mA RX current at 1 Mbps, GFSK, 2.4 GHz
- 8.4 mA RX current at 38.4 kbps, GFSK, 169 MHz
- 8.5 mA TX current at 0 dBm output power at 2.4 GHz
- 35.3 mA TX current at 14 dBm output power at 868 MHz
- 67 μA/MHz in Active Mode (EM0)
- 1.3 μA EM2 DeepSleep current (16 kB RAM retention and RTCC running from LFRCO)

· High Receiver Performance

- · -93.8 dBm sensitivity at 1 Mbit/s GFSK, 2.4 GHz
- -103.3 dBm sensitivity at 250 kbps DSSS-OQPSK, 2.4 GHz
- -126.2 dBm sensitivity at 600 bps, GFSK, 915 MHz
- -120.6 dBm sensitivity at 2.4 kbps, GFSK, 868 MHz
- · -109.9 dBm sensitivity at 4.8 kbps, OOK, 433 MHz
- -112.2 dBm sensitivity at 38.4 kbps, GFSK, 169 MHz

Supported Modulation Formats

- 2/4 (G)FSK with fully configurable shaping
- BPSK / DBPSK TX
- · OOK / ASK
- · Shaped OQPSK / (G)MSK
- · Configurable DSSS and FEC

Supported Protocols

- · Zigbee
- Thread
- Bluetooth[®] Low Energy (Bluetooth 5)
- · Proprietary Protocols
- · Wireless M-Bus
- Selected IEEE 802.15.4g SUN-FSK PHYs
- · Low Power Wide Area Networks

Suitable for Systems Targeting Compliance With:

- FCC Part 90.210 Mask D, FCC part 15.247, 15.231, 15.249
- ETSI Category I Operation, EN 300 220, EN 300 328
- ARIB T-108, T-96
- · China regulatory

Wide selection of MCU peripherals

- 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
- 2 × Analog Comparator (ACMP)
- 2 × Digital to Analog Converter (VDAC)
- 2 × Operational Amplifier (Opamp)
- · Digital to Analog Current Converter (IDAC)
- Low-Energy Sensor Interface (LESENSE)
- Up to 31 pins connected to analog channels (APORT) shared between analog peripherals
- · Up to 31 General Purpose I/O pins with output state retention and asynchronous interrupts
- 8 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS)
- 2 × 16-bit Timer/Counter
 - · 3 or 4 Compare/Capture/PWM channels
- 1 × 32-bit Timer/Counter
 - 3 Compare/Capture/PWM channels
- · 32-bit Real Time Counter and Calendar
- 16-bit Low Energy Timer for waveform generation
- 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
- 16-bit Pulse Counter with asynchronous operation
- · 2 × Watchdog Timer with dedicated RC oscillator
- 2 × Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I²S)
- Low Energy UART (LEUART[™])
- I²C interface with SMBus support and address recognition in EM3 Stop

· Wide Operating Range

- 1.8 V to 3.8 V single power supply
- Integrated DC-DC, down to 1.8 V output with up to 200 mA load current for system
- Standard (-40 °C to 85 °C) and Extended (-40 °C to 125 °C) temperature grades available

· Support for Internet Security

- General Purpose CRC
- · Random Number Generator
- · Hardware Cryptographic Acceleration for AES 128/256, SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC
- · QFN32 5x5 mm Package
- QFN48 7x7 mm Package

2. Ordering Information

Table 2.1. Ordering Information

Ordering Code	Protocol Stack	Frequency Band @ Max TX Power	Flash (kB)	RAM (kB)	GPIO	Package	Temp Range
EFR32MG14P733F256GM48-B ¹	Bluetooth LE Zigbee Thread Pro-	2.4 GHz @ 19 dBm Sub-GHz @ 20 dBm	256	32	28	QFN48	-40 to +85°C
EFR32MG14P733F256IM48-B ¹	Bluetooth LE Zigbee Thread Pro- prietary	2.4 GHz @ 19 dBm Sub-GHz @ 20 dBm	256	32	28	QFN48	-40 to +125°C
EFR32MG14P732F256GM48-B	Bluetooth LE Zigbee Thread Pro- prietary	2.4 GHz @ 19 dBm	256	32	31	QFN48	-40 to +85°C
EFR32MG14P732F256IM48-B ¹	Bluetooth LE Zigbee Thread Pro- prietary	2.4 GHz @ 19 dBm	256	32	31	QFN48	-40 to +125°C
EFR32MG14P732F256GM32-B ¹	Bluetooth LE Zigbee Thread Pro- prietary	2.4 GHz @ 19 dBm	256	32	16	QFN32	-40 to +85°C
EFR32MG14P732F256IM32-B ¹	Bluetooth LE Zigbee Thread Pro- prietary	2.4 GHz @ 19 dBm	256	32	16	QFN32	-40 to +125°C
EFR32MG14P632F256GM48-B ¹	Bluetooth LE Zigbee Thread Pro- prietary	2.4 GHz @ 10 dBm	256	32	31	QFN48	-40 to +85°C
EFR32MG14P632F256GM32-B ¹	Bluetooth LE Zigbee Thread Pro- prietary	2.4 GHz @ 10 dBm	256	32	16	QFN32	-40 to +85°C
Note:					4		
1. End of Life.						0	
							On




Figure 2.1. Ordering Code Key

Table of Contents

1. Feature List								. 2
2. Ordering Information								. 3
3. System Overview								. 8
3.1 Introduction								. 8
3.2 Radio								
3.2.1 Antenna Interface								
3.2.3 Receiver Architecture								
3.2.4 Transmitter Architecture								
3.2.5 Wake on Radio								
3.2.6 Flexible Frame Handling								
3.2.8 Data Buffering								
3.2.9 Radio Controller (RAC)								.10
3.2.10 Random Number Generator								
3.3 Power								
3.3.1 Energy Management Unit (EMU)	•	•	 •	٠	٠	•	•	.11
3.3.2 DC-DC Converter								.11
3.4 General Purpose Input/Output (GPIO)								.11
3.5 Clocking								.12
3.5.1 Clock Management Unit (CMU)								
3.5.2 Internal and External Oscillators								
3.6 Counters/Timers and PWM								
3.6.1 Timer/Counter (TIMER)								.12
3.6.2 Wide Timer/Counter (WTIMER)								.12
3.6.4 Low Energy Timer (LETIMER)	/ · .							.13
3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER)	1		 •		•			.13 .13
3.6.7 Watchdog Timer (WDOG)		•		•				.13
3.7 Communications and Other Digital Peripherals								.13
3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART).							.13
3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART).	•	 (67		Ŷ		.13
3.7.3 Inter-Integrated Circuit Interface (I ² C)					_			.13
3.7.4 Peripheral Reflex System (PRS)							1	.13
3.8 Security Features								
3.8.1 General Purpose Cyclic Redundancy Check (GPCRC)								
3.8.2 Crypto Accelerator (CRYPTO)								.14
3.8.3 Security Management Unit (SMU)								
3.9 Analog								.14

3.9.1 Analog Port (APORT)	14
3.9.2 Analog Comparator (ACMP)	14
3.9.3 Analog to Digital Converter (ADC)	14
3.9.4 Digital to Analog Current Converter (IDAC)	15
3.9.5 Digital to Analog Converter (VDAC)	15
3.9.6 Operational Amplifiers	
3.10 Reset Management Unit (RMU)	
3.11 Core and Memory	
3.11.2 Memory System Controller (MSC)	
3.11.3 Linked Direct Memory Access Controller (LDMA)	
3.12 Memory Map	
3.13 Configuration Summary	17
4. Electrical Specifications	18
4.1 Electrical Characteristics	18
4.1.1 Absolute Maximum Ratings	
4.1.2 Operating Conditions	
4.1.3 Thermal Characteristics	
4.1.4 DC DC Convertor	24
4.1.4 DC-DC Converter 4.1.5 Current Consumption 4.1.6 Wake Up Times 4.1.7 Brown Out Detector (BOD) 4.1.8 Frequency Synthesizer	24
4.1.5 Current Consumption	20
4.1.6 Wake Up Times	
4.1.7 Brown Out Detector (BOD)	37
4.1.8 Frequency Synthesizer	38
4.1.9 2.4 GHz RF Transceiver Characteristics	39
4.1.10 Sub-GHz RF Transceiver Characteristics	48
4.1.11 Modem	73
4.1.11 Modem	74
4.1.12 Oscillators	
4.1.14 General-Purpose I/O (GPIO)	
4.1.15 Voltage Monitor (VMON).	81
4.1.16 Analog to Digital Converter (ADC)	82
4.1.17 Analog Comparator (ACMP)	84
4.1.18 Digital to Analog Converter (VDAC)	87
4.1.19 Current Digital to Analog Converter (IDAC)	90
4.1.20 Operational Amplifier (OPAMP)	92
4.1.21 Pulse Counter (PCNT)	95
4.1.22 Analog Port (APORT)	
4.1.23 I2C	96
4.1.24 USART SPI	
4.2 Typical Performance Curves	
4.2.1 Supply Current	
4.2.2 DC-DC Converter	
4.2.3 2.4 GHz Radio	
5. Typical Connection Diagrams	110
5.1 Power	110

	5.2	RF Matching Networks
	5.3	Other Connections
6.	Pin	Definitions
	6.1	QFN48 2.4 GHz and Sub-GHz Device Pinout
1	6.2	QFN48 2.4 GHz Device Pinout
	6.3	QFN32 2.4 GHz Device Pinout
	6.4	GPIO Functionality Table
	6.5	Alternate Functionality Overview
	6.6	Analog Port (APORT) Client Maps
7.	QF	N48 Package Specifications
	7.1	QFN48 Package Dimensions
	7.2	QFN48 PCB Land Pattern
	7.3	QFN48 Package Marking
8.	QF	N32 Package Specifications
	8.1	QFN32 Package Dimensions
	8.2	QFN32 PCB Land Pattern
	8.3	QFN32 Package Marking
Э.	Ke	vision History
		Non Designs

3. System Overview

3.1 Introduction

The EFR32 product family combines an energy-friendly MCU with a highly integrated radio transceiver. The devices are well suited for any battery operated application as well as other systems requiring high performance and low energy consumption. This section gives a short introduction to the full radio and MCU system. The detailed functional description can be found in the EFR32xG14 Wireless Gecko Reference Manual.

A block diagram of the EFR32MG14 family is shown in Figure 3.1 Detailed EFR32MG14 Block Diagram on page 8. The diagram shows a superset of features available on the family, which vary by OPN. For more information about specific device features, consult Table 2.1 Ordering Information on page 3.




Figure 3.1. Detailed EFR32MG14 Block Diagram

3.2 Radio

The Mighty Gecko family features a highly configurable radio transceiver supporting a wide range of wireless protocols.

3.2.1 Antenna Interface

The EFR32MG14 family includes devices which support both single-band and dual-band RF communication over separate physical RF interfaces.

The 2.4 GHz antenna interface consists of two pins (2G4RF_IOP and 2G4RF_ION) that interface directly to the on-chip BALUN. The 2G4RF_ION pin should be grounded externally.

The sub-GHz antenna interface consists of a differential transmit interface (pins SUBGRF_OP and SUBGRF_ON) and a differential receive interface (pinsSUBGRF_IP and SUBGRF_IN).

The external components and power supply connections for the antenna interface typical applications are shown in the RF Matching Networks section.

3.2.2 Fractional-N Frequency Synthesizer

The EFR32MG14 contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is used in receive mode to generate the LO frequency used by the down-conversion mixer. It is also used in transmit mode to directly generate the modulated RF carrier.

The fractional-N architecture provides excellent phase noise performance combined with frequency resolution better than 100 Hz, with low energy consumption. The synthesizer has fast frequency settling which allows very short receiver and transmitter wake up times to optimize system energy consumption.

3.2.3 Receiver Architecture

The EFR32MG14 uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion mixer, employing a crystal reference. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital converter (IFADC).

The IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, providing flexibility with respect to known interferers at the image frequency.

The Automatic Gain Control (AGC) block adjusts the receiver gain to optimize performance and avoid saturation for excellent selectivity and blocking performance. The 2.4 GHz radio is calibrated at production to improve image rejection performance. The sub-GHz radio can be calibrated on-demand by the user for the desired frequency band.

Demodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow receive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and compensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by block and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS) for 2.4 GHz and sub-GHz bands.

A Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF channel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value is associated with each received frame and the dynamic RSSI measurement can be monitored throughout reception.

The EFR32MG14 features integrated support for antenna diversity to mitigate the problem of frequency-selective fading due to multipath propagation and improve link budget. Support for antenna diversity is available for specific PHY configurations in 2.4 GHz and sub-GHz bands. Internal configurable hardware controls an external switch for automatic switching between antennae during RF receive detection operations.

Note: Due to the shorter preamble of 802.15.4 and BLE packets, RX diversity is not supported.

3.2.4 Transmitter Architecture

The EFR32MG14 uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls phase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping filter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shaping.

Carrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by the EFR32MG14. These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth between devices that otherwise lack synchronized RF channel access.

3.2.5 Wake on Radio

The Wake on Radio feature allows flexible, autonomous RF sensing, qualification, and demodulation without required MCU activity, using a subsystem of the EFR32MG14 including the Radio Controller (RAC), Peripheral Reflex System (PRS), and Low Energy peripherals

3.2.6 Flexible Frame Handling

EFR32MG14 has an extensive and flexible frame handling support for easy implementation of even complex communication protocols. The Frame Controller (FRC) supports all low level and timing critical tasks together with the Radio Controller and Modulator/Demodulator:

- · Highly adjustable preamble length
- · Up to 2 simultaneous synchronization words, each up to 32 bits and providing separate interrupts
- Frame disassembly and address matching (filtering) to accept or reject frames
- Automatic ACK frame assembly and transmission
- Fully flexible CRC generation and verification:
 - · Multiple CRC values can be embedded in a single frame
 - 8, 16, 24 or 32-bit CRC value
 - · Configurable CRC bit and byte ordering
- · Selectable bit-ordering (least significant or most significant bit first)
- Optional data whitening
- Optional Forward Error Correction (FEC), including convolutional encoding / decoding and block encoding / decoding
- Half rate convolutional encoder and decoder with constraint lengths from 2 to 7 and optional puncturing
- · Optional symbol interleaving, typically used in combination with FEC
- Symbol coding, such as Manchester or DSSS, or biphase space encoding using FEC hardware
- · UART encoding over air, with start and stop bit insertion / removal
- · Test mode support, such as modulated or unmodulated carrier output
- · Received frame timestamping

3.2.7 Packet and State Trace

The EFR32MG14 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- Non-intrusive trace of transmit data, receive data and state information
- · Data observability on a single-pin UART data output, or on a two-pin SPI data output
- · Configurable data output bitrate / baudrate
- · Multiplexed transmitted data, received data and state / meta information in a single serial data stream

3.2.8 Data Buffering

The EFR32MG14 features an advanced Radio Buffer Controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64 bytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.

3.2.9 Radio Controller (RAC)

The Radio Controller controls the top level state of the radio subsystem in the EFR32MG14. It performs the following tasks:

- Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry
- · Run-time calibration of receiver, transmitter and frequency synthesizer
- · Detailed frame transmission timing, including optional LBT or CSMA-CA

3.2.10 Random Number Generator

The Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain. The data is suitable for use in cryptographic applications.

Output from the random number generator can be used either directly or as a seed or entropy source for software-based random number generator algorithms such as Fortuna.

3.3 Power

The EFR32MG14 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An optional integrated DC-DC buck regulator can be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFR32MG14 device family includes support for internal supply voltage scaling, as well as two different power domains groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

AVDD and VREGVDD need to be 1.8 V or higher for the MCU to operate across all conditions; however the rest of the system will operate down to 1.62 V, including the digital supply and I/O. This means that the device is fully compatible with 1.8 V components. Running from a sufficiently high supply, the device can use the DC-DC to regulate voltage not only for itself, but also for other PCB components, supplying up to a total of 200 mA.

3.3.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the DC-DC regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

3.3.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3, and can supply up to 200 mA to the device and surrounding PCB components. Patented RF noise mitigation allows operation of the DC-DC converter without degrading sensitivity of radio components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

3.3.3 Power Domains

The EFR32MG14 has two peripheral power domains for operation in EM2 and EM3. If all of the peripherals in a peripheral power domain are configured as unused, the power domain for that group will be powered off in the low-power mode, reducing the overall current consumption of the device.

Peripheral Power Domain 2

ACMP0

ACMP1

PCNT0

CSEN

ADC0

LETIMER0

LESENSE

APORT

Peripheral Power Domain 2

ACMP1

CSEN

LEUART0

LEUART0

IDAC

Table 3.1. Peripheral Power Subdomains

3.4 General Purpose Input/Output (GPIO)

EFR32MG14 has up to 31 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

3.5 Clocking

3.5.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the EFR32MG14. Individual enabling and disabling of clocks to all peripherals is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

3.5.2 Internal and External Oscillators

The EFR32MG14 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. Crystal frequencies in the range from 38 to 40 MHz are supported. An external clock source such as a TCXO can also be applied to the HFXO input for improved accuracy over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire Viewer port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

3.6 Counters/Timers and PWM

3.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER_0 only.

3.6.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER 0 only.

3.6.3 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes down to EM4H.

A secondary RTC is used by the RF protocol stack for event scheduling, leaving the primary RTCC block available exclusively for application software.

3.6.4 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

3.6.5 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

3.6.6 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The peripheral may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

3.6.7 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

3.7 Communications and Other Digital Peripherals

3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O interface. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I²S

3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

3.7.3 Inter-Integrated Circuit Interface (I²C)

The I²C interface enables communication between the MCU and a serial I²C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I²C peripheral allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

3.7.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripherals without software involvement. Peripherals producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals, which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

3.7.5 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface LESENSETM is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

3.8 Security Features

3.8.1 General Purpose Cyclic Redundancy Check (GPCRC)

The GPCRC block implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

3.8.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. EFR32 devices support AES encryption and decryption with 128- or 256-bit keys, ECC over both GF(P) and GF(2^m), SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported block cipher modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, GCM, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO block is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention.

CRYPTO also provides trigger signals for DMA read and write operations.

3.8.3 Security Management Unit (SMU)

The Security Management Unit (SMU) allows software to set up fine-grained security for peripheral access, which is not possible in the Memory Protection Unit (MPU). Peripherals may be secured by hardware on an individual basis, such that only priveleged accesses to the peripheral's register interface will be allowed. When an access fault occurs, the SMU reports the specific peripheral involved and can optionally generate an interrupt.

3.9 Analog

3.9.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to many analog peripherals on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

3.9.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

3.9.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

3.9.4 Digital to Analog Current Converter (IDAC)

The IDAC can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The full-scale current is programmable between $0.05~\mu A$ and $64~\mu A$ with several ranges consisting of various step sizes.

3.9.5 Digital to Analog Converter (VDAC)

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per single-ended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

3.9.6 Operational Amplifiers

The opamps are low power amplifiers with a high degree of flexibility targeting a wide variety of standard opamp application areas, and are available down to EM3. With flexible built-in programming for gain and interconnection they can be configured to support multiple common opamp functions. All pins are also available externally for filter configurations. Each opamp has a rail to rail input and a rail to rail output. They can be used in conjunction with the VDAC peripheral or in stand-alone configurations. The opamps save energy, PCB space, and cost as compared with standalone opamps because they are integrated on-chip.

3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the EFR32MG14. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

3.11 Core and Memory

3.11.1 Processor Core

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4 RISC processor achieving 1.25 Dhrystone MIPS/MHz
- · Memory Protection Unit (MPU) supporting up to 8 memory segments
- Up to 256 kB flash program memory
- · Up to 32 kB RAM data memory
- · Configuration and event handling of all peripherals
- · 2-pin Serial-Wire debug interface

3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

7/K

3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

3.12 Memory Map

The EFR32MG14 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.




Figure 3.2. EFR32MG14 Memory Map — Core Peripherals and Code Space




Figure 3.3. EFR32MG14 Memory Map — Peripherals

3.13 Configuration Summary

The features of the EFR32MG14 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

Table 3.2. Configuration Summary

Module	Configuration	Pin Connections
USART0	IrDA	US0_TX, US0_RX, US0_CLK, US0_CS
	SmartCard	
USART1	l ² S	US1_TX, US1_RX, US1_CLK, US1_CS
	SmartCard	//.c
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1	-	TIM1_CC[3:0]
WTIMER0	with DTI	WTIM0_CC[2:0], WTIM0_CDTI[2:0]

4. Electrical Specifications

4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T_{AMB}=25 °C and V_{DD}= 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω source or load.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, en.

 peral Op.

 Cohming the Co unless stated otherwise.

Refer to 4.1.2.1 General Operating Conditions for more details about operational supply and temperature limits.

4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T _{STG}		-50	_	150	°C
Voltage on any supply pin	V _{DDMAX}		-0.3	_	3.8	V
Voltage ramp rate on any supply pin	V _{DDRAMPMAX}		_	_	1	V / µs
DC voltage on any GPIO pin	V _{DIGPIN}	5V tolerant GPIO pins ^{1 2 3}	-0.3	_	Min of 5.25 and IOVDD +2	V
	10.	Standard GPIO pins	-0.3	_	IOVDD+0.3	V
Voltage on HFXO pins	V _{HFXOPIN}		-0.3	_	1.4	V
Input RF level on pins 2G4RF_IOP and 2G4RF_ION	P _{RFMAX2G4}	9	_	_	10	dBm
Voltage differential between RF pins (2G4RF_IOP - 2G4RF_ION)	V _{MAXDIFF2G4}	90	-50	_	50	mV
Absolute voltage on RF pins 2G4RF_IOP and 2G4RF_ION	V _{MAX2G4}	0/x	-0.3	_	3.8	V
Absolute voltage on Sub- GHz RF pins	V _{MAXSUBG}	Pins SUBGRF_OP and SUBGRF_ON	-0.3	_	3.8	V
		Pins SUBGRF_IP and SUBGRF_IN,	-0.3	_	0.3	V
Total current into VDD power lines	I _{VDDMAX}	Source	0	_	200	mA
Total current into VSS ground lines	I _{VSSMAX}	Sink	- 4	7 -^	200	mA
Current per I/O pin	I _{IOMAX}	Sink	_		50	mA
		Source	_	_	50	mA
Current for all I/O pins	I _{IOALLMAX}	Sink	_	_	200	mA
		Source	_	_	200	mA
Junction temperature	T _J	-G grade devices	-40	_	105	°C
		-I grade devices	-40	_	125	°C

Parameter	Symbol	Test Condition	Min	Tvp	Max	Unit
	-,			- 7 1		

Note:

- 1. When a GPIO pin is routed to the analog block through the APORT, the maximum voltage = IOVDD.
- 2. Valid for IOVDD in valid operating range or when IOVDD is undriven (high-Z). If IOVDD is connected to a low-impedance source below the valid operating range (e.g. IOVDD shorted to VSS), the pin voltage maximum is IOVDD + 0.3 V, to avoid exceeding the maximum IO current specifications.
- 3. To operate above the IOVDD supply rail, over-voltage tolerance must be enabled according to the GPIO_Px_OVTDIS register. Recommended for New Destions Pins with over-voltage tolerance disabled have the same limits as Standard GPIO.

4.1.2 Operating Conditions

When assigning supply sources, the following requirements must be observed:

- VREGVDD must be greater than or equal to AVDD, DVDD, RFVDD, PAVDD and all IOVDD supplies.
- VREGVDD = AVDD
- DVDD ≤ AVDD
- IOVDD ≤ AVDD
- RFVDD ≤ AVDD
- SAVE DE SAVED DE STORME DE

4.1.2.1 General Operating Conditions

Table 4.2. General Operating Conditions

-40 -40 1.8 2.4 1.8 1.8	25 25 3.3 3.3 3.3 3.3 ——————————————————————	85 125 3.8 3.8 3.8 3.8 200	°C °C V V V mA
1.8 2.4 1.8 1.8 ———————————————————————————————	3.3 3.3 3.3	3.8 3.8 3.8 3.8 200	V V V
2.4 1.8 1.8 ———————————————————————————————	3.3	3.8 3.8 3.8 200	V V
1.8 1.8 — — — 1.62	3.3	3.8 3.8 200	V
1.8 — — — 1.62		3.8	V
— — 1.62	3.3 — — —	200	
	_ 		mA
	_	100	
		1	mA
		V _{VREGVDD}	V
1.62		V _{VREGVDD}	V
1.62		V _{VREGVDD}	V
1.62		V _{VREGVDD}	V
0.75	1.0	2.75	μF
_	_	0.1	V
/-/	_	40	MHz
40	_	25	MHz
76		20	MHz
_	/ - ^	14	MHz
_	-	7	MHz
_		40	MHz
_	_	20	MHz
	1.62	1.62 —	1.62 — V _{VREGVDD} 0.75

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit

Note:

- 1. The maximum limit on T_A may be lower due to device self-heating, which depends on the power dissipation of the specific application. T_A (max) = T_J (max) (THETA $_{JA}$ x PowerDissipation). Refer to the Absolute Maximum Ratings table and the Thermal Characteristics table for T_J and THETA $_{JA}$.
- 2. VREGVDD must be tied to AVDD. Both VREGVDD and AVDD minimum voltages must be satisfied for the part to operate.
- 3. The minimum voltage required in bypass mode is calculated using R_{BYP} from the DCDC specification table. Requirements for other loads can be calculated as V_{DVDD_min}+I_{LOAD} * R_{BYP_max}.
- 4. The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias.
- 5. VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV / usec for approximately 20 usec. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 μ F capacitor) to 70 mA (with a 2.7 μ F capacitor).

4.1.3 Thermal Characteristics

Table 4.3. Thermal Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal resistance, QFN48	THETA _{JA_QFN48}	2-Layer PCB, Air velocity = 0 m/s	_	64.5	_	°C/W
Package		2-Layer PCB, Air velocity = 1 m/s	_	51.6	_	°C/W
		2-Layer PCB, Air velocity = 2 m/s	_	47.7	_	°C/W
		4-Layer PCB, Air velocity = 0 m/s	_	26.2	_	°C/W
		4-Layer PCB, Air velocity = 1 m/s	_	23.1	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	22.1	_	°C/W
Thermal resistance, QFN32	THETA _{JA_QFN32}	2-Layer PCB, Air velocity = 0 m/s	_	82.1	_	°C/W
Package		2-Layer PCB, Air velocity = 1 m/s	1	64.7	_	°C/W
		2-Layer PCB, Air velocity = 2 m/s		56.3	_	°C/W
		4-Layer PCB, Air velocity = 0 m/s	7	36.8	_	°C/W
		4-Layer PCB, Air velocity = 1 m/s	797	32	_	°C/W
		4-Layer PCB, Air velocity = 2 m/s	_	30.6	_	°C/W
)))

4.1.4 DC-DC Converter

Test conditions: L_DCDC=4.7 μ H (Murata LQH3NPN4R7MM0L), C_DCDC=4.7 μ F (Samsung CL10B475KQ8NQNC), V_DCDC_I=3.3 V, V_DCDC_O=1.8 V, I_DCDC_LOAD=50 mA, Heavy Drive configuration, F_DCDC_LN=7 MHz, unless otherwise indicated.

Table 4.4. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{DCDC_I}	Bypass mode, I _{DCDC_LOAD} = 50 mA	1.8	_	V _{VREGVDD} _	V
		Low noise (LN) mode, 1.8 V output, I _{DCDC_LOAD} = 100 mA, or Low power (LP) mode, 1.8 V output, I _{DCDC_LOAD} = 10 mA	2.4	_	V _{VREGVDD} MAX	V
C		Low noise (LN) mode, 1.8 V output, I _{DCDC_LOAD} = 200 mA	2.6	_	V _{VREGVDD} _	V
Output voltage programma- ble range ¹	V _{DCDC_} o		1.8	_	V _{VREGVDD}	V
Regulation DC accuracy	ACC _{DC}	Low Noise (LN) mode, 1.8 V target output	1.7	_	1.9	V
Regulation window ²	WIN _{REG}	Low Power (LP) mode, LPCMPBIASEMxx³ = 0, 1.8 V target output, I _{DCDC_LOAD} ≤ 75 μA	1.63	_	2.2	V
		Low Power (LP) mode, LPCMPBIASEMxx³ = 3, 1.8 V target output, I _{DCDC_LOAD} ≤ 10 mA	1.63	_	2.1	V
Steady-state output ripple	V _R	Radio disabled	_	3	_	mVpp
Output voltage under/over- shoot	V _{OV}	CCM Mode (LNFORCECCM ³ = 1), Load changes between 0 mA and 100 mA	_	25	60	mV
		DCM Mode (LNFORCECCM ³ = 0), Load changes between 0 mA and 10 mA	1	45	90	mV
		Overshoot during LP to LN CCM/DCM mode transitions compared to DC level in LN mode	.6)	200	_	mV
		Undershoot during BYP/LP to LN CCM (LNFORCECCM ³ = 1) mode transitions compared to DC level in LN mode	_	40) - 	mV
		Undershoot during BYP/LP to LN DCM (LNFORCECCM ³ = 0) mode transitions compared to DC level in LN mode	_	100	3	mV
DC line regulation	V _{REG}	Input changes between V _{VREGVDD_MAX} and 2.4 V	_	0.1	_	%
DC load regulation	I _{REG}	Load changes between 0 mA and 100 mA in CCM mode	_	0.1	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max load current	I _{LOAD_MAX}	Low noise (LN) mode, Heavy Drive ⁴ , T ≤ 85 °C	_	_	200	mA
		Low noise (LN) mode, Heavy Drive ⁴ , T > 85 °C	_	_	100	mA
		Low noise (LN) mode, Medium Drive ⁴	_	_	100	mA
Ox		Low noise (LN) mode, Light Drive ⁴	_	_	50	mA
, \partial		Low power (LP) mode, LPCMPBIASEMxx ³ = 0	_	_	75	μA
'0		Low power (LP) mode, LPCMPBIASEMxx ³ = 3	_	_	10	mA
DCDC nominal output capacitor ⁵	C _{DCDC}	25% tolerance	1	4.7	4.7	μF
DCDC nominal output inductor	LDCDC	20% tolerance	4.7	4.7	4.7	μH
Resistance in Bypass mode	R _{BYP}		_	1.2	2.5	Ω

Note:

- 1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage, V_{VREGVDD}.
- 2. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits.
- 3. LPCMPBIASEMxx refers to either LPCMPBIASEM234H in the EMU_DCDCMISCCTRL register or LPCMPBIASEM01 in the EMU_DCDCLOEM01CFG register, depending on the energy mode.
- 4. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.
- 5. Output voltage under/over-shoot and regulation are specified with C_{DCDC} 4.7 μF. Different settings for DCDCLNCOMPCTRL must be used if C_{DCDC} is lower than 4.7 μF. See Application Note AN0948 for details.



4.1.5 Current Consumption

4.1.5.1 Current Consumption 3.3 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = DVDD = RFVDD = PAVDD = 3.3 V. T = 25 °C. DCDC is off. Minimum and maximum values in this table represent the worst conditions across process variation at T = 25 °C.

Table 4.5. Current Consumption 3.3 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I _{ACTIVE}	38.4 MHz crystal, CPU running while loop from flash ¹	_	123	_	μA/MHz
		38 MHz HFRCO, CPU running Prime from flash		96	_	μA/MHz
C		38 MHz HFRCO, CPU running while loop from flash	_	93	103	μA/MHz
	2	38 MHz HFRCO, CPU running CoreMark from flash		116	_	μA/MHz
	10	26 MHz HFRCO, CPU running while loop from flash		95	106	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash		227	384	μA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_VS}	19 MHz HFRCO, CPU running while loop from flash		82	_	μA/MHz
abled and voltage scaling enabled		1 MHz HFRCO, CPU running while loop from flash	_	198	_	μA/MHz
Current consumption in EM1 mode with all peripherals disabled	I _{EM1}	38.4 MHz crystal ¹	_	73	_	μA/MHz
		38 MHz HFRCO	_	44	47	μA/MHz
		26 MHz HFRCO	_	46	51	μA/MHz
		1 MHz HFRCO		178	335	μA/MHz
Current consumption in EM1 mode with all peripherals dis-	I _{EM1_VS}	19 MHz HFRCO		41	_	μΑ/MHz
abled and voltage scaling enabled		1 MHz HFRCO	0	158	_	μA/MHz
Current consumption in EM2 mode, with voltage scaling enabled	I _{EM2_VS}	Full 32 kB RAM retention and RTCC running from LFXO	_ 4	1.9	_	μA
eriableu		Full 32 kB RAM retention and RTCC running from LFRCO		2.2	_	μA
		1 bank (16 kB) RAM retention and RTCC running from LFRCO ²	_	1.9	3.3	μA
Current consumption in EM3 mode, with voltage scaling enabled	I _{EM3_VS}	Full 32 kB RAM retention and CRYOTIMER running from ULFR-CO	_	1.44	3.0	μА
Current consumption in EM4H mode, with voltage	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	0.89	_	μΑ
scaling enabled		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.55	_	μA
		128 byte RAM retention, no RTCC		0.54	0.8	μA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM4S mode	I _{EM4S}	No RAM retention, no RTCC	_	0.04	0.085	μA

Note:

- 1. CMU HFXOCTRL LOWPOWER=0.
- ECOMMENDER TOTAL DESIGNS

4.1.5.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD = 1.8 V DC-DC output. $T = 25 \,^{\circ}C$. Minimum and maximum values in this table represent the worst conditions across process variation at $T = 25 \,^{\circ}C$.

Table 4.6. Current Consumption 3.3 V using DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled, DCDC in Low Noise DCM mode ¹	I _{ACTIVE_DCM}	38.4 MHz crystal, CPU running while loop from flash ²	_	84	_	μA/MHz
		38 MHz HFRCO, CPU running Prime from flash	_	68	_	μA/MHz
10		38 MHz HFRCO, CPU running while loop from flash	_	67	_	μA/MHz
C		38 MHz HFRCO, CPU running CoreMark from flash	_	80	_	μA/MHz
	2	26 MHz HFRCO, CPU running while loop from flash	_	73	_	μA/MHz
	10	1 MHz HFRCO, CPU running while loop from flash	_	606	_	μA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_CCM}	38.4 MHz crystal, CPU running while loop from flash ²	_	94	_	μA/MHz
abled, DCDC in Low Noise CCM mode ³		38 MHz HFRCO, CPU running Prime from flash	_	79	_	μΑ/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	78	_	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	90	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	90	_	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	1	1109	_	μA/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_CCM_VS}	19 MHz HFRCO, CPU running while loop from flash	NO.	97	_	μA/MHz
abled and voltage scaling enabled, DCDC in Low Noise CCM mode ³		1 MHz HFRCO, CPU running while loop from flash	- 4	1093	_	μA/MHz
Current consumption in EM1	I _{EM1_DCM}	38.4 MHz crystal ²	_	55) –	μA/MHz
mode with all peripherals disabled, DCDC in Low Noise		38 MHz HFRCO	_	38	0-	μA/MHz
DCM mode ¹		26 MHz HFRCO	_	45	9	μA/MHz
		1 MHz HFRCO	_	580	9//	µA/MHz
Current consumption in EM1	I _{EM1_DCM_VS}	19 MHz HFRCO	_	48	-6	μ A/M Hz
mode with all peripherals dis- abled and voltage scaling enabled, DCDC in Low Noise DCM mode ¹		1 MHz HFRCO	_	569	_	μΑ/MHz

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM2 mode, with voltage scaling	I _{EM2_VS}	Full 32 kB RAM retention and RTCC running from LFXO	_	1.4	_	μА
enabled, DCDC in LP mode ⁴		Full 32 kB RAM retention and RTCC running from LFRCO	_	1.5	_	μA
1/		1 bank (16 kB) RAM retention and RTCC running from LFRCO ⁵	_	1.3	_	μA
Current consumption in EM3 mode, with voltage scaling enabled	I _{EM3_VS}	Full 32 kB RAM retention and CRYOTIMER running from ULFR-CO	_	1.02	_	μА
Current consumption in EM4H mode, with voltage scaling enabled	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	0.74	_	μA
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.48	_	μA
		128 byte RAM retention, no RTCC	_	0.48	_	μA
Current consumption in EM4S mode	I _{EM4S}	No RAM retention, no RTCC	_	0.07	_	μА

Note:

- 1. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD.
- 2. CMU_HFXOCTRL_LOWPOWER=0.
- 3. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD.
- CMPL
 REFUNDA. 4. DCDC Low Power Mode = Medium Drive, LPOSCDIV=1, LPCMPBIASEM234H=0, LPCLIMILIMSEL=1, ANASW=DVDD.
- 5. CMU_LFRCOCTRL_ENVREF = 1, CMU_LFRCOCTRL_VREFUPDATE = 1

4.1.5.3 Current Consumption 1.8 V without DC-DC Converter

Unless otherwise indicated, typical conditions are: $VREGVDD = AVDD = DVDD = RFVDD = PAVDD = 1.8 \text{ V. T} = 25 ^{\circ}\text{C}$. DCDC is off. Minimum and maximum values in this table represent the worst conditions across process variation at T = 25 $^{\circ}\text{C}$.

Table 4.7. Current Consumption 1.8 V without DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 mode with all peripherals disabled	I _{ACTIVE}	38.4 MHz crystal, CPU running while loop from flash ¹	_	123	_	μA/MHz
abled		38 MHz HFRCO, CPU running Prime from flash	_	96	_	μΑ/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	93	_	μΑ/MHz
C		38 MHz HFRCO, CPU running CoreMark from flash	_	115	_	μΑ/MHz
	2	26 MHz HFRCO, CPU running while loop from flash	_	95	_	μΑ/MHz
	1/2	1 MHz HFRCO, CPU running while loop from flash	_	224	_	μΑ/MHz
Current consumption in EM0 mode with all peripherals dis-	I _{ACTIVE_VS}	19 MHz HFRCO, CPU running while loop from flash	_	81	_	μA/MHz
abled and voltage scaling enabled		1 MHz HFRCO, CPU running while loop from flash	_	195	_	μA/MHz
Current consumption in EM1	I _{EM1}	38.4 MHz crystal ¹	_	74	_	μA/MHz
mode with all peripherals disabled		38 MHz HFRCO	_	44	_	μA/MHz
		26 MHz HFRCO	_	46	_	μA/MHz
		1 MHz HFRCO	_	175	_	μA/MHz
Current consumption in EM1 mode with all peripherals dis-	I _{EM1_VS}	19 MHz HFRCO	_	41	_	μA/MHz
abled and voltage scaling enabled		1 MHz HFRCO		155	_	μA/MHz
Current consumption in EM2 mode, with voltage scaling	I _{EM2_VS}	Full 32 kB RAM retention and RTCC running from LFXO	(0)	1.7	_	μA
enabled		Full 32 kB RAM retention and RTCC running from LFRCO	_	1.9	_	μA
		1 bank (16 kB) RAM retention and RTCC running from LFRCO ²	_	1.7		μA
Current consumption in EM3 mode, with voltage scaling enabled	I _{EM3_VS}	Full 32 kB RAM retention and CRYOTIMER running from ULFR-CO	_	1.33	S.	μА
Current consumption in EM4H mode, with voltage	I _{EM4H_VS}	128 byte RAM retention, RTCC running from LFXO	_	0.80	-0	μА
scaling enabled		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.44	_	μА
		128 byte RAM retention, no RTCC	_	0.43		μA
Current consumption in EM4S mode	I _{EM4S}	no RAM retention, no RTCC	_	0.04	_	μА

Parameter Symbol Test Condition Min Тур Max Unit Not Recommended for New Designs Note:

- 1. CMU_HFXOCTRL_LOWPOWER=0.

4.1.5.4 Current Consumption Using Radio 3.3 V with DC-DC

Unless otherwise indicated, typical conditions are: VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD = 1.8 V. T = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at T = 25 °C.

Table 4.8. Current Consumption Using Radio 3.3 V with DC-DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in re- ceive mode, active packet	I _{RX_ACTIVE}	500 kbit/s, 2GFSK, F = 915 MHz, Radio clock prescaled by 4	_	9.3	10.2	mA
reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled), T ≤ 85 °C		38.4 kbit/s, 2GFSK, F = 868 MHz, Radio clock prescaled by 4	_	8.6	10.2	mA
70		38.4 kbit/s, 2GFSK, F = 490 MHz, Radio clock prescaled by 4	_	8.6	10.2	mA
C		50 kbit/s, 2GFSK, F = 433 MHz, Radio clock prescaled by 4	_	8.6	10.2	mA
	1 2	38.4 kbit/s, 2GFSK, F = 315 MHz, Radio clock prescaled by 4	_	8.6	10.2	mA
	1/2	38.4 kbit/s, 2GFSK, F = 169 MHz, Radio clock prescaled by 4	_	8.4	10.2	mA
		1 Mbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	8.8	_	mA
		802.15.4 receiving frame, F = 2.4 GHz, Radio clock prescaled by 3	_	10.2	_	mA
Current consumption in receive mode, active packet	IRX_ACTIVE_HT	500 kbit/s, 2GFSK, F = 915 MHz, Radio clock prescaled by 4	_	_	13	mA
reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled), T > 85 °C		38.4 kbit/s, 2GFSK, F = 868 MHz, Radio clock prescaled by 4	_	_	13	mA
		38.4 kbit/s, 2GFSK, F ≢ 490 MHz, Radio clock prescaled by 4	_	_	13	mA
		50 kbit/s, 2GFSK, F = 433 MHz, Radio clock prescaled by 4	1	_	13	mA
		38.4 kbit/s, 2GFSK, F = 315 MHz, Radio clock prescaled by 4	1 0	_	13	mA
		38.4 kbit/s, 2GFSK, F = 169 MHz, Radio clock prescaled by 4	- 7	1-,	13	mA
						٠, ١

Current consumption in receive mode, listening for packet, (MCU in EM1 @ 38.4 kbit/s, 2GFSK, F = 808 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 408 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 408 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 408 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 40.2 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 40.2 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 40.2 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 40.2 kbit/s, 2GFSK, F = 418 MHz, No radio clock prescaling 40.2 kbit/s, 2GFSK, F = 480 MHz, No radio clock prescaling 40.2 kbit/s, 2GFSK,	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
MHz, peripheral clocks disabled), T ≤ 85 °C 38.4 kbit/s, 2GFSK, F = 868 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 490 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 169 MHz, No radio clock prescaling 1 Mbit/s, 2GFSK, F = 169 MHz, No radio clock prescaling 1 Mbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 915 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 915 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 868 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 490 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 50 kbit/s, 2GF	ceive mode, listening for			_	10.2	11	mA
No radio clock prescaling 50 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 169 MHz, No radio clock prescaling 1 Mbit/s, 2GFSK, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 2.4 GHz, No radio clock prescaling 802.15.4, F = 868 MHz, No radio clock prescaling 802.15.4, F = 868 MHz, No radio clock prescaling 802.15.4, F = 490 MHz, No radio clock prescaling 802.15.4, F = 490 MHz, No radio clock prescaling 802.15.4, F = 493 MHz, No radio clock prescaling 802.15.4, F = 433 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio clock prescaling 802.15.4, F = 315 MHz, No radio c	MHz, peripheral clocks disa-		1 1	_	9.5	11	mA
Tivibles, 2GFSK, F = 2.4 GHz, No radio radio clock prescaling	1/				9.5	11	mA
Titibles, 2GFSK, F = 2.4 GHz, No radio radio clock prescaling	Ox			_	9.5	11	mA
Timbles, 2GFSK, F = 2.4 GHz, No radio				_	9.4	11	mA
Timbles, 2GFSK, F = 2.4 GHz, No radio radio clock prescaling	0			_	9.3	11	mA
Current consumption in receive mode, listening for packet (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled), T > 85 °C Skbit/s, 2GFSK, F = 915 MHz, No radio clock prescaling Sa.4 kbit/s, 2GFSK, F = 868 MHz, No radio clock prescaling Sa.4 kbit/s, 2GFSK, F = 490 MHz, No radio clock prescaling Sa.4 kbit/s, 2GFSK, F = 490 MHz, No radio clock prescaling Sa.4 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling Sa.4 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling Sa.4 kbit/s, 2GFSK, F = 315 MHz, N	G			_	9.6	_	mA
ceive mode, listening for packet (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled), T > 85 °C No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 868 MHz, No radio clock prescaling		2		_	11.1	_	mA
MHz, peripheral clocks disabled), T > 85 °C 38.4 kbit/s, 2GFSK, F = 868 MHz, No radio clock prescaling — — 14 mA 38.4 kbit/s, 2GFSK, F = 490 MHz, No radio clock prescaling — — — 14 mA 50 kbit/s, 2GFSK, F = 433 MHz, No radio clock prescaling — — — — 14 mA 38.4 kbit/s, 2GFSK, F = 315 MHz, No radio clock prescaling — — — — — MA	ceive mode, listening for	Y //		_	_	14	mA
38.4 kbit/s, 2GFSK, F = 490 MHz, — — — 14 mA No radio clock prescaling 50 kbit/s, 2GFSK, F = 433 MHz, — — 14 mA No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 315 MHz, — — 14 mA No radio clock prescaling	MHz, peripheral clocks disa-			_	_	14	mA
No radio clock prescaling 38.4 kbit/s, 2GFSK, F = 315 MHz, — — 14 mA No radio clock prescaling	,			_	_	14	mA
No radio clock prescaling				_	_	14	mA
38.4 kbit/s, 2GFSK, F = 169 MHz, — — 14 mA No radio clock prescaling				_	_	14	mA
			38.4 kbit/s, 2GFSK, F = 169 MHz, No radio clock prescaling	_	_	14	mA
				VO.	2		
							ク
							C
							C

	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in transmit mode (MCU in EM1 @ 38.4 MHz, peripheral	I _{TX}	F = 915 MHz, CW, 20 dBm match, External PA supply = 3.3V	_	90.2	134.3	mA
clocks disabled), T ≤ 85 °C		F = 915 MHz, CW, 14 dBm match, External PA supply con- nected to DCDC output	_	36	42.5	mA
		F = 868 MHz, CW, 20 dBm match, External PA supply = 3.3V	_	79.7	106.7	mA
Ox.		F = 868 MHz, CW, 14 dBm match, External PA supply con- nected to DCDC output	_	35.3	41	mA
70		F = 490 MHz, CW, 20 dBm match, External PA supply = 3.3V	_	93.8	125.4	mA
).	F = 433 MHz, CW, 10 dBm match, External PA supply con- nected to DC-DC output	_	20.3	24	mA
	2	F = 433 MHz, CW, 14 dBm match, External PA supply con- nected to DCDC output	_	34	41.5	mA
		F = 315 MHz, CW, 14 dBm match, External PA supply con- nected to DCDC output	_	33.5	42	mA
		F = 169 MHz, CW, 20 dBm match, External PA supply = 3.3V	_	88.6	116.7	mA
		F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 3	_	8.5	_	mA
		F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 1	_	9.5	_	mA
		F = 2.4 GHz, CW, 3 dBm output power	_	16.5	_	mA
		F = 2.4 GHz, CW, 8 dBm output power	1	26.0	_	mA
		F = 2.4 GHz, CW, 10.5 dBm output power		34.0	_	mA
		F = 2.4 GHz, CW, 16.5 dBm output power, PAVDD connected directly to external 3.3V supply	-7	91.6	_	mA
		F = 2.4 GHz, CW, 19.5 dBm output power, PAVDD connected directly to external 3.3V supply	_	131.0	<u></u>	mA

Current consumption in transmit mode (MCU in EMI)	transmit mode (MCU in EM1 @ 38.4 MHz, peripheral	I _{TX_HT}	5 045 MH 00M 00 ID		Тур	Max	Unit
F = 915 MHz, CW, 14 dBm		i contract of the contract of		_	_	134.3	mA
match, External PA supply = 3.3V F = 868 MHz, CW, 14 dBm match, External PA supply connected to DCDC output F = 490 MHz, CW, 20 dBm match, External PA supply = 3.3V F = 433 MHz, CW, 10 dBm match, External PA supply connected to DC-DC output F = 433 MHz, CW, 14 dBm match, External PA supply connected to DCDC output F = 315 MHz, CW, 14 dBm match, External PA supply connected to DCDC output F = 315 MHz, CW, 14 dBm match, External PA supply connected to DCDC output F = 169 MHz, CW, 20 dBm match, External PA supply = 3.3V mA match, External PA supply = 3.3V	1		match, External PA supply con-	_	_	42.5	mA
match, External PA supply connected to DCDC output F = 490 MHz, CW, 20 dBm				_	_	109.8	mA
match, External PA supply = 3.3V F = 433 MHz, CW, 10 dBm match, External PA supply connected to DC-DC output F = 433 MHz, CW, 14 dBm match, External PA supply connected to DCDC output F = 315 MHz, CW, 14 dBm match, External PA supply connected to DCDC output F = 315 MHz, CW, 14 dBm match, External PA supply connected to DCDC output F = 169 MHz, CW, 20 dBm match, External PA supply = 3.3V mA	Ox		match, External PA supply con-	_	_	41.3	mA
match, External PA supply connected to DC-DC output F = 433 MHz, CW, 14 dBm	70			_	_	130.8	mA
match, External PA supply connected to DCDC output F = 315 MHz, CW, 14 dBm — — 42 mA match, External PA supply connected to DCDC output F = 169 MHz, CW, 20 dBm — — 122.8 mA match, External PA supply = 3.3V	C	D.	match, External PA supply con-	_	_	24.4	mA
match, External PA supply connected to DCDC output F = 169 MHz, CW, 20 dBm — — 122.8 mA match, External PA supply = 3.3V		2	match, External PA supply con-	_	_	41.5	mA
match, External PA supply = 3.3V		'7	match, External PA supply con-	_	_	42	mA
				_	_	122.8	mA
			Ô	10			

4.1.6 Wake Up Times

Table 4.9. Wake Up Times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wake up time from EM1	t _{EM1_WU}		_	3	_	AHB Clocks
Wake up from EM2	t _{EM2_WU}	Code execution from flash	_	10	_	μs
		Code execution from RAM	_	3	_	μs
Wake up from EM3	t _{EM3_WU}	Code execution from flash	_	10	_	μs
10		Code execution from RAM	_	3	_	μs
Wake up from EM4H ¹	t _{EM4H_WU}	Executing from flash	_	86	_	μs
Wake up from EM4S ¹	t _{EM4S_WU}	Executing from flash	_	290	_	μs
Time from release of reset	t _{RESET}	Soft Pin Reset released	_	50	_	μs
source to first instruction ex- ecution	1/2	Any other reset released	_	340	_	μs
Power mode scaling time	t _{SCALE}	VSCALE0 to VSCALE2, HFCLK = 19 MHz ² ³	_	31.8	_	μs
		VSCALE2 to VSCALE0, HFCLK = 19 MHz ⁴	_	4.3	_	μs

Note:

- 1. Time from wake up request until first instruction is executed. Wakeup results in device reset.
- 2. Scaling up from VSCALE0 to VSCALE2 requires approximately 30.3 μs + 28 HFCLKs.
- 3. VSCALE0 to VSCALE2 voltage change transitions occur at a rate of 10 mV/ μ s for approximately 20 μ s. During this transition, peak currents will be dependent on the value of the DECOUPLE output capacitor, from 35 mA (with a 1 μ F capacitor) to 70 mA (with a 2.7 μ F capacitor).
- 4. Scaling down from VSCALE2 to VSCALE0 requires approximately 2.8 µs + 29 HFCLKs.

4.1.7 Brown Out Detector (BOD)

Table 4.10. Brown Out Detector (BOD)

DVDD BOD hysteresis DVDD BOD response time AVDD BOD threshold AVDD BOD hysteresis AVDD BOD response time tavia EM4 BOD threshold Ven EM4 BOD hysteresis Ven	OVDDBOD_HYST //DDBOD_DELAY VDDBOD_HYST //DDBOD_DELAY EM4DBOD EM4BOD_HYST M4BOD_HYST	AVDD rising AVDD falling (EM0/EM1) AVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate	- 1.35 1.3 1.62 1.53 1.45		1.62 1.8 1.7 1.7	V V V μs V μs V V μs V μs V μs ν ν μs
DVDD BOD response time tovi AVDD BOD threshold Vav AVDD BOD hysteresis Vav AVDD BOD response time tavi EM4 BOD threshold Ven EM4 BOD hysteresis Ven	VDDBOD_DELAY VDDBOD_HYST VDDBOD_DELAY M4DBOD M4BOD_HYST	DVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling (EM0/EM1) AVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate	1.3 — — — 1.62 1.53 — — — 1.45 — —			V mV μs V wv μs V v mV wv
DVDD BOD response time tovi AVDD BOD threshold Vav AVDD BOD hysteresis Vav AVDD BOD response time tavi EM4 BOD threshold Ven EM4 BOD hysteresis Ven	VDDBOD_DELAY VDDBOD_HYST VDDBOD_DELAY M4DBOD M4BOD_HYST	Supply drops at 0.1V/µs rate AVDD rising AVDD falling (EM0/EM1) AVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate		2.4 — — — 20 2.4 — — 25 300	1.8 1.7 	mV μs V V μs V μs V ν μs V ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν ν
DVDD BOD response time tovi AVDD BOD threshold Vav AVDD BOD hysteresis Vav AVDD BOD response time tavi EM4 BOD threshold Ven EM4 BOD hysteresis Ven	VDDBOD_DELAY VDDBOD_HYST VDDBOD_DELAY M4DBOD M4BOD_HYST	AVDD rising AVDD falling (EM0/EM1) AVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate	1.62 1.53 ————————————————————————————————————	2.4 — — — 20 2.4 — — 25 300	1.8 1.7 	µs
AVDD BOD threshold AVDD BOD hysteresis AVDD BOD response time t _{AVI} EM4 BOD threshold Ven	VDDBOD_HYST /DDBOD_DELAY M4DBOD M4BOD_HYST	AVDD rising AVDD falling (EM0/EM1) AVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate	1.62 1.53 ————————————————————————————————————			V V V mV μs V v mV
AVDD BOD hysteresis AVDD BOD response time t _{AVI} EM4 BOD threshold V _{EN} EM4 BOD hysteresis V _{EN}	VDDBOD_HYST /DDBOD_DELAY M4DBOD M4BOD_HYST	AVDD falling (EM0/EM1) AVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate	1.62 1.53 ————————————————————————————————————			V V mV µs V V mV
AVDD BOD response time t _{AVI} EM4 BOD threshold V _{EM} EM4 BOD hysteresis V _{EM}	/DDBOD_DELAY M4DBOD M4BOD_HYST	AVDD falling (EM2/EM3) Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate	1.53 — — — — 1.45 — —	20 2.4 — — 25 300		V mV μs V V mV
AVDD BOD response time t _{AVI} EM4 BOD threshold V _{EM} EM4 BOD hysteresis V _{EM}	/DDBOD_DELAY M4DBOD M4BOD_HYST	Supply drops at 0.1V/µs rate AVDD rising AVDD falling Supply drops at 0.1V/µs rate		20 2.4 — — 25 300		mV µs V V mV
AVDD BOD response time t _{AVI} EM4 BOD threshold V _{EM} EM4 BOD hysteresis V _{EM}	/DDBOD_DELAY M4DBOD M4BOD_HYST	AVDD rising AVDD falling Supply drops at 0.1V/µs rate	1.45 —	2.4 — — — 25 300	1.7 —	μs V V mV
EM4 BOD threshold V _{EM}	M4BOD_HYST	AVDD rising AVDD falling Supply drops at 0.1V/µs rate	1.45 —		1.7 — —	V V mV
EM4 BOD hysteresis V _{EN}	:M4BOD_HYST	AVDD falling Supply drops at 0.1V/µs rate	1.45	25 300	_ _ _	V mV
		Supply drops at 0.1V/µs rate	_ _	25 300	_ _	mV
			_	300	_	
EM4 BOD response time t _{EM}	//4BOD_DELAY					μs
		0/				
		Ö,	10			•

4.1.8 Frequency Synthesizer

Table 4.11. Frequency Synthesizer

RF synthesizer frequency range 1	2483.5 956 717 574 358 191 73 24 18.3 12.2 7.3 4.6 73	MHz MHz MHz MHz MHz MHz Hz Hz Hz Hz Hz Hz
179 - 956 MHz	717 574 358 191 73 24 18.3 12.2 7.3 4.6	MHz MHz MHz MHz Hz Hz Hz Hz Hz
358 - 574 MHz 358	574 358 191 73 24 18.3 12.2 7.3 4.6 73	MHz MHz MHz Hz Hz Hz Hz Hz Hz
191 - 358 MHz	358 191 73 24 18.3 12.2 7.3 4.6 73	MHz MHz Hz Hz Hz Hz Hz Hz
110 - 191 MHz	191 73 24 18.3 12.2 7.3 4.6	MHz Hz Hz Hz Hz Hz Hz Hz
LO tuning frequency resolution with 38.4 MHz crystal frequency resolution with 38.4 MHz crystal frequency deviation resolution with 38.4 MHz crystal	73 24 18.3 12.2 7.3 4.6 73	Hz Hz Hz Hz Hz Hz Hz
Trequency deviation resolution with 38.4 MHz crystal 779 - 956 MHz	24 18.3 12.2 7.3 4.6 73	Hz Hz Hz Hz
779 - 956 MHz	18.3 12.2 7.3 4.6 73	Hz Hz Hz Hz
358 - 574 MHz	12.2 7.3 4.6 73	Hz Hz Hz
191 - 358 MHz	7.3 4.6 73	Hz Hz
110 - 191 MHz	4.6	Hz
Continuous deviation resolution with 38.4 MHz crystal Continuous deviation with 38.4 MHz crystal Continuous deviation with 38.4 MHz crystal Continuous deviation resolution with 38.4 MHz crystal Continuous deviation resolution with 38.4 MHz Continuous deviation resolution with 38.4 MHz Continuous deviation resolution with 38.4 MHz crystal Continuous deviation resolution resolution with 38.4 MHz crystal Continuous deviation resolution re	73	
tion with 38.4 MHz crystal 779 - 956 MHz — — — 584 - 717 MHz — — —		Ц-
779 - 956 MHz — — — — — — — — — — — — — — — — — — —	0.4	112
	24	Hz
	18.3	Hz
358 - 574 MHz — — —	12.2	Hz
191 - 358 MHz — —	7.3	Hz
110 - 191 MHz — —	4.6	Hz
Maximum frequency devia- df _{MAX} 2400 - 2483.5 MHz — — —	1677	kHz
tion with 38.4 MHz crystal 779 - 956 MHz — —	559	kHz
584 - 717 MHz — —	419	kHz
358 - 574 MHz — — —	280	kHz
191 - 358 MHz — — —	167	kHz
110 - 191 MHz —	105	kHz

4.1.9 2.4 GHz RF Transceiver Characteristics

4.1.9.1 RF Transmitter General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz.

Table 4.12. RF Transmitter General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Maximum TX power ¹	POUT _{MAX}	19 dBm-rated part numbers. PAVDD connected directly to external 3.3V supply	_	19.5	_	dBm
'(0_		10 dBm-rated part numbers	_	10.5	_	dBm
Minimum active TX Power	POUT _{MIN}	CW		-30	_	dBm
Output power step size	POUT _{STEP}	-5 dBm< Output power < 0 dBm	_	1	_	dB
	2	0 dBm < output power < POUT _{MAX}	_	0.5	_	dB
Output power variation vs supply at POUT _{MAX}	POUT _{VAR_V}	1.8 V < V _{VREGVDD} < 3.3 V, PAVDD connected directly to ex- ternal supply, for output power > 10 dBm.	_	4.5	_	dB
		1.8 V < V _{VREGVDD} < 3.3 V, PAVDD connected directly to ex- ternal supply, for output power = 10 dBm.	_	3.8	_	dB
		1.8 V < V _{VREGVDD} < 3.3 V using DC-DC converter	_	2.2	_	dB
Output power variation vs temperature at POUT _{MAX}	POUT _{VAR_T}	From -40 to +85 °C, PAVDD connected to DC-DC output	_	1.5	_	dB
		From -40 to +125 °C, PAVDD connected to DC-DC output	1	2.6	_	dB
		From -40 to +85 °C, PAVDD connected to external supply	0	1.5	_	dB
		From -40 to +125 °C, PAVDD connected to external supply	- 4	2.0	_	dB
Output power variation vs RF frequency at POUT _{MAX}	POUT _{VAR_F}	Over RF tuning frequency range	_	0.4	_	dB
RF tuning frequency range	F _{RANGE}		2400	_	2483.5	MHz

^{1.} Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

4.1.9.2 RF Receiver General Characteristics for 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz.

Table 4.13. RF Receiver General Characteristics for 2.4 GHz Band

Thuring fraguency range	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		2400	_	2483.5	MHz
	SPUR _{RX}	30 MHz to 1 GHz	_	-57	_	dBm
spurious emission		1 GHz to 12 GHz	_	-47	_	dBm
ng active receive mode, per	SPUR _{RX_FCC}	216 MHz to 960 MHz, Conducted Measurement	_	-55.2	_	dBm
FCC Part 15.109(a)		Above 960 MHz, Conducted Measurement	_	-47.2	_	dBm
1% PER sensitivity	SENS _{2GFSK}	2 Mbps 2GFSK signal	_	-89.6	_	dBm
	7	250 kbps 2GFSK signal	_	-100.7	_	dBm

4.1.9.3 RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency = 38.4MHz. RF center frequency 2.45 GHz. Maximum duty cycle of 85%.

Table 4.14. RF Transmitter Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Transmit 6dB bandwidth	TXBW	10 dBm	_	761	_	kHz
Power spectral density limit	PSD _{LIMIT}	Per FCC part 15.247 at 10 dBm	_	-9.5	_	dBm/ 3kHz
70		Per FCC part 15.247 at 20 dBm	_	-2	_	dBm/ 3kHz
C		Per ETSI 300.328 at 10 dBm/1 MHz	_	10	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP _{ETSI328}	99% BW at highest and lowest channels in band, 10 dBm	_	1.1	_	MHz
In-band spurious emissions,	SPURINB	At ± 2 MHz, 10 dBm	_	-39.5	_	dBm
with allowed exceptions ¹		At ± 3 MHz, 10 dBm	_	-44.3	_	dBm
		At ± 2 MHz, 20 dBm	_	_	-20	dBm
		At ± 3 MHz, 20 dBm	_	_	-30	dBm
Emissions of harmonics out- of-band, per FCC part 15.247	SPUR _{HRM_FCC}	2nd,3rd, 5, 6, 8, 9,10 harmonics; continuous transmission of modulated carrier	_	-47	_	dBm
Spurious emissions out-of- band, excluding harmonics captured in SPUR _{HARM,FCC} . Emissions taken at	SPUR _{OOB_FCC}	Per FCC part 15.205/15.209, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Restricted Bands ²	_	-47	_	dBm
POUT _{MAX} , PAVDD connected to external 3.3 V supply		Per FCC part 15.247, Above 2.483 GHz or below 2.4 GHz; continuous transmission of CW carrier, Non-Restricted Bands	1	-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328	SPUR _{ETSI328}	[2400-BW to 2400] MHz, [2483.5 to 2483.5+BW] MHz	(9)	-16	_	dBm
		[2400-2BW to 2400-BW] MHz, [2483.5+BW to 2483.5+2BW] MHz per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440	SPUR _{ETSI440}	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	0_	dBm
		25-1000 MHz	_	-42	9,	dBm
		1-12 GHz	_	-36		dBm

- 1. Per Bluetooth Core_5.0, Vol.6 Part A, Section 3.2.2, exceptions are allowed in up to three bands of 1 MHz width, centered on a frequency which is an integer multiple of 1 MHz. These exceptions shall have an absolute value of -20 dBm or less.
- 2. For 2476 MHz, 1.5 dB of power backoff is used to achieve this value.
- 3. For 2478 MHz, 4.2 dB of power backoff is used to achieve this value.

4.1.9.4 RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency = 38.4MHz. RF center frequency 2.45 GHz.

Table 4.15. RF Receiver Characteristics for Bluetooth Low Energy in the 2.4GHz Band, 1 Mbps Data Rate

Farameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max usable receiver input level, 0.1% BER	SAT	Signal is reference signal ¹ . Packet length is 20 bytes.	_	10	_	dBm
Sensitivity, 0.1% BER	SENS	Signal is reference signal ¹ . Using DC-DC converter.	_	-93.8	_	dBm
100		With non-ideal signals as specified in RF-PHY.TS.4.2.2, section 4.6.1.	_	-93.6	_	dBm
Signal to co-channel interferer, 0.1% BER	C/I _{CC}	Desired signal 3 dB above reference sensitivity.	_	11.25	_	dB
N+1 adjacent channel selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	Ç/I ₁₊	Interferer is reference signal at +1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-4.7	_	dB
N-1 adjacent channel selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	C/I ₁₋	Interferer is reference signal at -1 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-4.8	_	dB
Alternate selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	C/I ₂	Interferer is reference signal at ± 2 MHz offset. Desired frequency 2402 MHz ≤ Fc ≤ 2480 MHz	_	-45.8	_	dB
Alternate selectivity, 0.1% BER, with allowable exceptions. Desired is reference signal at -67 dBm	C/I ₃	Interferer is reference signal at ± 3 MHz offset. Desired frequency 2404 MHz ≤ Fc ≤ 2480 MHz		-49.4	_	dB
Selectivity to image frequency, 0.1% BER. Desired is reference signal at -67 dBm	C/I _{IM}	Interferer is reference signal at image frequency with 1 MHz precision		-40.5	_	dB
Selectivity to image frequency ± 1 MHz, 0.1% BER. Desired is reference signal at -67 dBm	C/I _{IM+1}	Interferer is reference signal at image frequency ± 1 MHz with 1 MHz precision		-49.4	_	dB
Blocking, less than 0.1% BER. Desired is -67dBm	BLOCK _{OOB}	Interferer frequency 30 MHz ≤ f ≤ 2000 MHz	-5			dBm
BLE reference signal at 2426MHz. Interferer is CW in OOB range ²		Interferer frequency 2003 MHz ≤ f ≤ 2399 MHz ³	-10	_	5	dBm
		Interferer frequency 2484 MHz ≤ f ≤ 2997 MHz	-10	_	-(C	dBm
		Interferer frequency 3 GHz ≤ f ≤ 6 GHz	-10	_	_	dBm
		Interferer frequency 6 GHz ≤ f ≤ 12.75 GHz	-17	_	_	dBm
Intermodulation performance	IM	Per Core_4.1, Vol 6, Part A, Section 4.4 with n = 3	_	-22.2	_	dBm

Parameter	Symbol	Test Condition	Min	Tvp	Max	Unit
	- J			- 7 F		

- Interest of the second of the 1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 1 Mbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm.
 - 2. Interferer max power limited by equipment capabilities and path loss. Minimum specified at 25 °C.

4.1.9.5 RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Maximum duty cycle of 66%.

Table 4.16. RF Transmitter Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

/1						
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Error vector magnitude (off-set EVM), per 802.15.4-2011	EVM	Average across frequency. Signal is DSSS-OQPSK reference packet ¹	_	3.8	_	% rms
Power spectral density limit	PSD _{LIMIT}	Relative, at carrier ± 3.5 MHz, output power at POUT _{MAX}	_	-26	_	dBc/ 100kHz
C		Absolute, at carrier ± 3.5 MHz, output power at POUT _{MAX} ²	_	-36	_	dBm/ 100kHz
	2	Per FCC part 15.247, output power at POUT _{MAX}	_	-4.0	_	dBm/ 3kHz
	1/4	ETSI	_	12.1	_	dBm
Occupied channel bandwidth per ETSI EN300.328	OCP _{ETSI328}	99% BW at highest and lowest channels in band	_	2.25		MHz
Spurious emissions of harmonics in restricted bands per FCC Part 15.205/15.209, Emissions taken at POUT _{MAX} , PAVDD connected to external 3.3 V supply, Test Frequency is 2450 MHz	SPUR _{HRM_FCC_} R	Continuous transmission of modulated carrier	_	-45.8	_	dBm
Spurious emissions of harmonics in non-restricted bands per FCC Part 15.247/15.35, Emissions taken at POUT _{MAX} , PAVDD connected to external 3.3 V supply, Test Frequency is 2450 MHz	SPUR _{HRM_FCC_} NRR	Continuous transmission of modulated carrier		-26	_	dBc
Spurious emissions out-of- band (above 2.483 GHz or below 2.4 GHz) in restricted	SPUR _{OOB_FCC_}	Restricted bands 30-88 MHz; continuous transmission of modulated carrier		-61	_	dBm
bands, per FCC part 15.205/15.209, Emissions taken at POUT _{MAX} , PAVDD connected to external 3.3 V		Restricted bands 88-216 MHz; continuous transmission of modulated carrier	_	-58) -	dBm
supply, Test Frequency = 2450 MHz		Restricted bands 216-960 MHz; continuous transmission of modulated carrier	_	-55	3	dBm
		Restricted bands >960 MHz; continuous transmission of modulated carrier ^{3 4}	_	-47	ی-	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious emissions out-of- band in non-restricted bands per FCC Part 15.247, Emis- sions taken at POUT _{MAX} , PAVDD connected to exter- nal 3.3 V supply, Test Fre- quency = 2450 MHz	SPUR _{OOB_FCC_} NR	Above 2.483 GHz or below 2.4 GHz; continuous transmission of modulated carrier		-26	_	dBc
Spurious emissions out-of- band; per ETSI 300.328 ⁵	SPUR _{ETSI328}	[2400-BW to 2400], [2483.5 to 2483.5+BW];	_	-16	_	dBm
		[2400-2BW to 2400-BW], [2483.5+BW to 2483.5+2BW]; per ETSI 300.328	_	-26	_	dBm
Spurious emissions per ETSI EN300.440 ⁵	SPUR _{ETSI440}	47-74 MHz,87.5-108 MHz, 174-230 MHz, 470-862 MHz	_	-60	_	dBm
C	D _	25-1000 MHz, excluding above frequencies	_	-42	_	dBm
	2	1G-14G	_	-36	_	dBm

- 1. Reference packet is defined as 20 octet PSDU, modulated according to 802.15.4-2011 DSSS-OQPSK in the 2.4GHz band, with pseudo-random packet data content.
- 2. For 2415 MHz, 2 dB of power backoff is used to achieve this value.
- 3. For 2475 MHz, 2 dB of power backoff is used to achieve this value.
- value. 4. For 2480 MHz, 13 dB of power backoff is used to achieve this value.
- 5. Specified at maximum power output level of 10 dBm.

4.1.9.6 RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = PAVDD. RFVDD and PAVDD path is filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz.

Table 4.17. RF Receiver Characteristics for 802.15.4 DSSS-OQPSK in the 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max usable receiver input level, 1% PER	SAT	Signal is reference signal ¹ . Packet length is 20 octets.	_	10	_	dBm
Sensitivity, 1% PER	SENS	Signal is reference signal. Packet length is 20 octets. Using DC-DC converter.	_	-103.3	_	dBm
'00		Signal is reference signal. Packet length is 20 octets. Without DC-DC converter.	1	-103.3	_	dBm
Co-channel interferer rejection, 1% PER	CCR	Desired signal 3 dB above sensitivity limit		-4.6	_	dB
High-side adjacent channel rejection, 1% PER. Desired	ACR _{P1}	Interferer is reference signal at +1 channel-spacing.		40.7	_	dB
is reference signal at 3dB above reference sensitivity level ²		Interferer is filtered reference signal 3 at +1 channel-spacing.		47	_	dB
		Interferer is CW at +1 channel- spacing ⁴ .	_	60.1	_	dB
Low-side adjacent channel rejection, 1% PER. Desired	ACR _{M1}	Interferer is reference signal at -1 channel-spacing.		40.8	_	dB
is reference signal at 3dB above reference sensitivity level ²		Interferer is filtered reference signal ³ at -1 channel-spacing.	_	47.5	_	dB
		Interferer is CW at -1 channel-spacing.	_	61.6	_	dB
Alternate channel rejection, 1% PER. Desired is refer-	ACR ₂	Interferer is reference signal at ± 2 channel-spacing	1.	51.5	_	dB
ence signal at 3dB above reference sensitivity level ²		Interferer is filtered reference signal ³ at ± 2 channel-spacing	2	53.7	_	dB
		Interferer is CW at ± 2 channel-spacing	- /	66.4	_	dB
Image rejection , 1% PER, Desired is reference signal at 3dB above reference sensi- tivity level ²	IR	Interferer is CW in image band ⁴		50.4) - Q	dB
Blocking rejection of all other channels. 1% PER, Desired	BLOCK	Interferer frequency < Desired frequency - 3 channel-spacing		58.5	9	dB
is reference signal at 3dB above reference sensitivity level ² . Interferer is reference signal		Interferer frequency > Desired frequency + 3 channel-spacing	_	56.4	-6	dB
Blocking rejection of 802.11g signal centered at +12MHz or -13MHz ⁵	BLOCK _{80211G}	Desired is reference signal at 6dB above reference sensitivity level ²	_	54.8	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		_	_	5	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	over RSSI _{MIN} to RSSI _{MAX}	_	0.25	_	dB
RSSI accuracy in the linear region as defined by 802.15.4-2003	RSSI _{LIN}		_	+/-6	_	dB

- 1. Reference signal is defined as O-QPSK DSSS per 802.15.4, Frequency range = 2400-2483.5 MHz, Symbol rate = 62.5 ksymbols/s.
- 2. Reference sensitivity level is -85 dBm.
- 3. Filter is characterized as a symmetric bandpass centered on the adjacent channel having a 3dB bandwidth of 4.6 MHz and stopband rejection better than 26 dB beyond 3.15 MHz from the adjacent carrier.
- 4. Due to low-IF frequency, there is some overlap of adjacent channel and image channel bands. Adjacent channel CW blocker tests place the Interferer center frequency at the Desired frequency ± 5 MHz on the channel raster, whereas the image rejection test places the CW interferer near the image frequency of the Desired signal carrier, regardless of the channel raster.
- Juent, s signal & 5. This is an IEEE 802.11b/g ERP-PBCC 22 MBit/s signal as defined by the IEEE 802.11 specification and IEEE 802.11g adden-

4.1.10 Sub-GHz RF Transceiver Characteristics



4.1.10.1 Sub-GHz RF Transmitter characteristics for 915 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 915 MHz.

Table 4.18. Sub-GHz RF Transmitter characteristics for 915 MHz Band

arameter	Symbol	Test Condition	Min	Тур	Max	Unit
F tuning frequency range	F _{RANGE}		902	_	930	MHz
laximum TX Power ¹	POUT _{MAX}	External PA supply = 3.3V, 20 dBm output power setting	18	19.8	23.3	dBm
7		External PA supply connected to DC-DC output, 14 dBm output power setting	12.6	14.2	16.1	dBm
finimum active TX Power	POUT _{MIN}		_	-45.5	_	dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5	_	dB
Output power variation vs upply at POUT _{MAX}	POUT _{VAR_V}	1.8 V < V _{VREGVDD} < 3.3 V, External PA supply = 3.3 V, T = 25 °C	_	4.8	_	dB
		1.8 V < V _{VREGVDD} < 3.3 V, External PA supply connected to DC-DC output, T = 25 °C	_	1.9	_	dB
Output power variation vs emperature, peak to peak	POUT _{VAR_T}	-40 to +85 °C with External PA supply = 3.3 V	_	0.6	1.3	dB
		-40 to +125 °C with External PA supply = 3.3 V	_	0.8	1.6	dB
		-40 to +85 °C with External PA supply connected to DC-DC output	_	0.7	1.4	dB
		-40 to +125 °C with External PA supply connected to DC-DC output	_	1.0	1.9	dB
Output power variation vs RF equency	POUT _{VAR_F}	External PA supply = 3.3 V, T = 25 °C		0.2	0.6	dB
		External PA supply connected to DC-DC output, T = 25 °C	· C	0.3	0.6	dB
purious emissions of har- nonics at 20 dBm output	SPUR _{HARM_FCC}	In restricted bands, per FCC Part 15.205 / 15.209	_	-45	-42	dBm
ower, Conducted measure- nent, 20dBm match, Exter-		In non-restricted bands, per FCC Part 15.247	_	-26	-20	dBc

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious emissions out-of- band at 20 dBm output pow-	SPUR _{OOB_FCC_}	In non-restricted bands, per FCC Part 15.247	_	-26	-20	dBc
er, Conducted measurement, 20dBm match, External PA supply = 3.3V, Test Frequen-		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209	_	-62	-56	dBm
cy = 915 MHz		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	_	-61	-56	dBm
Ox		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	_	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-47	-42	dBm
Spurious emissions of harmonics at 14 dBm output power, Conducted measure-	SPUR _{HARM_FCC}	In restricted bands, per FCC Part 15.205 / 15.209	_	-47	-42	dBm
ment, 14dBm match, Exter- nal PA supply connected to DC-DC output, Test Fre- quency = 915 MHz		In non-restricted bands, per FCC Part 15.247	_	-26	-20	dBc
Spurious emissions out-of- band at 14 dBm output pow-	SPUR _{OOB_FCC_}	In non-restricted bands, per FCC Part 15.247	_	-26	-20	dBc
er, Conducted measurement, 14dBm match, External PA supply connected to DC-DC		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209	_	-62	-56	dBm
output, Test Frequency = 915 MHz		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	_	-61	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	_	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-45	-42	dBm
Error vector magnitude (off- set EVM), per 802.15.4-2011	EVM	Signal is DSSS-OQPSK reference packet. Modulated according to 802.15.4-2011 DSSS-OQPSK in the 915MHz band, with pseudorandom packet data content. External PA supply = 3.3V.	10	1.0	2.8	%rms
Power spectral density limit ²	PSD	Relative, at carrier ± 1.2 MHz. Average spectral power shall be measured using a 100kHz resolution bandwidth. The reference level shall be the highest average spectral power measured within ± 600kHz of the carrier frequency. External PA supply = 3.3V.	_	37.1	-24.8	dBc/ 100kHz
		Absolute, at carrier ± 1.2 MHz. Average spectral power shall be measured using a 100kHz resolution bandwidth. External PA supply = 3.3V.	_	-24.2	-20	dBm/ 100kHz

Parameter	Symbol	Test Condition	Min	qvT	Max	Unit
	- ,			- 7 1		

- 1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.
- 2.0 fin.
 PN sequ.

 Of Recommended for New Designs

4.1.10.2 Sub-GHz RF Receiver Characteristics for 915 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 915 MHz.

Table 4.19. Sub-GHz RF Receiver Characteristics for 915 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F _{RANGE}		902	_	930	MHz
Max usable input level, 0.1% BER	SAT _{500K}	Desired is reference 500 kbps GFSK signal ¹	_	10	_	dBm
Sensitivity	SENS	Desired is reference 4.8 kbps OOK signal ² , 20% PER, T ≤ 85 °C		-107.8	-100.7	dBm
.00		Desired is reference 4.8 kbps OOK signal ² , 20% PER, T > 85 °C	_	_	-99.5	dBm
	n	Desired is reference 600 bps GFSK signal ³ , 0.1% BER	_	-126.2	_	dBm
	n	Desired is reference 50 kbps GFSK signal ⁴ , 0.1% BER, T ≤ 85 °C	_	-108.2	-104.2	dBm
		Desired is reference 50 kbps GFSK signal ⁴ , 0.1% BER, T > 85 °C	_	_	-103.1	dBm
		Desired is reference 100 kbps GFSK signal ⁵ , 0.1% BER, T ≤ 85 °C	_	-105.1	-101.5	dBm
		Desired is reference 100 kbps GFSK signal ⁵ , 0.1% BER, T > 85 °C	_	_	-101.3	dBm
		Desired is reference 500 kbps GFSK signal ¹ , 0.1% BER, T ≤ 85 °C	1	-98.2	-93.2	dBm
		Desired is reference 500 kbps GFSK signal ¹ , 0.1% BER, T > 85 °C	6	_	-93.1	dBm
		Desired is reference 400 kbps 4GFSK signal ⁶ , 1% PER, T ≤ 85 °C		-95.2	-91	dBm
		Desired is reference 400 kbps 4GFSK signal ⁶ , 1% PER, T > 85 °C	_	_	-91	dBm
		Desired is reference O-QPSK DSSS signal ⁷ , 1% PER, Payload length is 20 octets	_	-100.1	-:(dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I ₁	Desired is 4.8 kbps OOK signal ² at 3dB above sensitivity level, 20% PER	_	48.1	_	dB
10×0		Desired is 600 bps GFSK signal ³ at 3dB above sensitivity level, 0.1% BER	_	71.4	_	dB
		Desired is 50 kbps GFSK signal ⁴ at 3dB above sensitivity level, 0.1% BER	_	49.8	_	dB
1		Desired is 100 kbps GFSK signal ⁵ at 3dB above sensitivity level, 0.1% BER	_	51.1	_	dB
C	D .	Desired is 500 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	48.1	_	dB
	n	Desired is 400 kbps 4GFSK signal ⁶ at 3dB above sensitivity level, 0.1% BER	_	41.4	_	dB
	12	Desired is reference O-QPSK DSSS signal ⁷ at 3dB above sensi- tivity level, 1% PER	_	49.1	_	dB
Iternate channel selectivity, nterferer is CW at ± 2 × hannel-spacing	C/I ₂	Desired is 4.8 kbps OOK signal ² at 3dB above sensitivity level, 20% PER	_	56.3	_	dB
		Desired is 600 bps GFSK signal ³ at 3dB above sensitivity level, 0.1% BER	_	74.7	_	dB
		Desired is 50 kbps GFSK signal ⁴ at 3dB above sensitivity level, 0.1% BER	_	55.8	_	dB
		Desired is 100 kbps GFSK signal ⁵ at 3dB above sensitivity level, 0.1% BER	1/20	56.4	_	dB
		Desired is 500 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER		51.8	_	dB
		Desired is 400 kbps 4GFSK signal ⁶ at 3dB above sensitivity level, 0.1% BER	_	46.8	9_	dB
		Desired is reference O-QPSK DSSS signal ⁷ at 3dB above sensitivity level, 1% PER	_	57.7	9	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 4.8 kbps OOK signal ² at 3dB above sensitivity level, 20% PER	_	48.4	_	dB
1,		Desired is 50 kbps GFSK signal ⁴ at 3dB above sensitivity level, 0.1% BER	_	54.9	_	dB
Ox Pec		Desired is 100 kbps GFSK signal ⁵ at 3dB above sensitivity level, 0.1% BER	_	49.1	-	dB
		Desired is 500 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	47.9	_	dB
		Desired is 400 kbps 4GFSK signal ⁶ at 3dB above sensitivity level, 0.1% BER	_	42.8	_	dB
	n	Desired is reference O-QPSK DSSS signal ⁷ at 3dB above sensitivity level, 1% PER	_	48.9	_	dB
Blocking selectivity, 0.1%	C/I _{BLOCKER}	Interferer CW at Desired ± 1 MHz	_	58.7	_	dB
BER. Desired is 100 kbps GFSK signal at 3dB above	(Interferer CW at Desired ± 2 MHz	_	62.5	_	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	_	76.4	_	dB
Intermod selectivity, 0.1% BER. CW interferers at 400 kHz and 800 kHz offsets	C/I _{IM}	Desired is 100 kbps GFSK signal ⁵ at 3dB above sensitivity level	_	45	_	dB
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}	Ő.	_	_	5	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX} range	40	0.25	_	dBm
Max spurious emissions dur-	SPUR _{RX_FCC}	216-960 MHz		-55	-49.2	dBm
ing active receive mode, per FCC Part 15.109(a)		Above 960 MHz	_	-47	-41.2	dBm
Max spurious emissions dur-	SPUR _{RX_ARIB}	Below 710 MHz, RBW=100kHz	_	-60	-54	dBm
ing active receive mode,per ARIB STD-T108 Section 3.3		710-900 MHz, RBW=1MHz	_	-61	-55	dBm
		900-915 MHz, RBW=100kHz	_	-61	-55	dBm
		915-930 MHz, RBW=100kHz	_	-61	-55	dBm
		930-1000 MHz, RBW=100kHz	_	-61	-55	dBm
		Above 1000 MHz, RBW=1MHz	_	-53	-47	dBm

Parameter	Symbol	Test Condition	Min	Tvp	Max	Unit
	-,			71		

- 1. Definition of reference signal is 500 kbps 2GFSK, BT=0.5, Δf = 175 kHz, RX channel BW = 835.076 kHz, channel spacing = 1 MHz.
- 2. Definition of reference signal is 4.8 kbps OOK, RX channel BW = 306.036 kHz, channel spacing = 500 kHz.
- 3. Definition of reference signal is 600 bps 2GFSK, BT=0.5, Δf = 0.3 kHz, RX channel BW = 1.2 kHz, channel spacing = 300 kHz.
- 4. Definition of reference signal is 50 kbps 2GFSK, BT=0.5, Δf = 25 kHz, RX channel BW = 99.012 kHz, channel spacing = 200 kHz.
- 5. Definition of reference signal is 100 kbps 2GFSK, BT=0.5, Δf = 50 kHz, RX channel BW = 198.024 kHz, channel spacing = 400 kHz.
- 6. Definition of reference signal is 400 kbps 4GFSK, BT=0.5, inner deviation = 33.3 kHz, RX channel BW = 368.920 kHz, channel spacing = 600 kHz.
- Commended to Ven Designs 7. Definition of reference signal is O-QPSK DSSS per 802.15.4, Frequency Range = 902-928 MHz, Data rate = 250 kbps, 16-chip PN sequence mapping.

4.1.10.3 Sub-GHz RF Transmitter characteristics for 868 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 868 MHz.

Table 4.20. Sub-GHz RF Transmitter characteristics for 868 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		863	_	876	MHz
Maximum TX Power ¹	POUT _{MAX}	External PA connected directly to 3.3V supply, 20 dBm output power setting	17.1	19.3	22.9	dBm
0		External PA supply connected to DC-DC output, 14 dBm output power setting	11.4	13.7	16.5	dBm
Minimum active TX Power	POUT _{MIN}		_	-43.5	_	dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply at POUT _{MAX}	POUT _{VAR_V}	1.8 V < V _{VREGVDD} < 3.3 V, External PA supply = 3.3 V, T = 25 °C	_	5	_	dB
	17	1.8 V < V _{VREGVDD} < 3.3 V, External PA supply connected to DC-DC output, T = 25 °C	_	2	_	dB
Output power variation vs temperature, peak to peak		-40 to +85 °C with External PA supply = 3.3 V	_	0.6	0.9	dB
		-40 to +125 °C with External PA supply = 3.3 V	_	0.8	1.3	dB
		-40 to +85 °C with External PA supply connected to DC-DC output	_	0.5	1.2	dB
		-40 to +125 °C with External PA supply connected to DC-DC output	1	0.7	1.5	dB
Output power variation vs RF frequency	POUT _{VAR_F}	External PA supply = 3.3 V, T = 25 °C	KO	0.2	0.6	dB
		External PA supply connected to DC-DC output, T = 25 °C	- /	0.2	0.8	dB
Spurious emissions of har- monics, Conducted meas- urement, Test Frequency = 868 MHz	SPUR _{HARM_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1, External PA supply con- nected to: DCDC at 14 dBm, or 3.3 V at 19.5 dBm	_	-35	-30	dBm
						, S.

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Spurious emissions out-of-band, Conducted measurement, Test Frequency = 868 MHz	SPUR _{OOB_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz), External PA supply connec- ted to: DCDC at 14 dBm, or 3.3 V at 19.5 dBm	_	-59	-54	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz), External PA supply connec- ted to: DCDC at 14 dBm, or 3.3 V at 19.5 dBm	_	-42	-36	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz), External PA supply connec- ted to: DCDC at 14 dBm, or 3.3 V at 19.5 dBm	_	-36	-30	dBm
Error vector magnitude (off- set EVM), per 802.15.4-2015	EVM	Signal is DSSS-BPSK reference packet. Modulated according to 802.15.4-2015 DSSS-BPSK in the 868MHz band, with pseudo-random packet data content. External PA supply connected to external 3.3V supply	_	5.7	_	%rms

^{1.} Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

4.1.10.4 Sub-GHz RF Receiver Characteristics for 868 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths is filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 868 MHz.

Table 4.21. Sub-GHz RF Receiver Characteristics for 868 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F _{RANGE}		863	_	876	MHz
Max usable input level, 0.1% BER	SAT _{2k4}	Desired is reference 2.4 kbps GFSK signal ¹	_	10	_	dBm
Max usable input level, 0.1% BER	SAT _{38k4}	Desired is reference 38.4 kbps GFSK signal ²	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal ¹ , 0.1% BER	_	-120.6	_	dBm
	2	Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T ≤ 85 °C	_	-109.5	-105.4	dBm
	1	Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T > 85 °C	_	_	-105.2	dBm
		Desired is reference 500 kbps GFSK signal ³ , 0.1% BER	_	-96.4	_	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I ₁	Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	44.5	56.9	_	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	35.4	43	_	dB
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I ₂	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	1	56.8	_	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	0	48.2	_	dB
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_ "	50.2	_	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	48.7	0-	dB
Blocking selectivity, 0.1%	C/I _{BLOCKER}	Interferer CW at Desired ± 1 MHz	_	72.1	-//	dB
BER. Desired is 2.4 kbps GFSK signal ¹ at 3 dB above sensitivity level		Interferer CW at Desired ± 2 MHz	_	77.5	-6	dВ
		Interferer CW at Desired ± 10 MHz	_	90.4	_	dB
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		_	_	5	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX} range	_	0.25	_	dBm
Max spurious emissions during active receive mode	SPUR _{RX}	30 MHz to 1 GHz	_	-63	-57	dBm
		1 GHz to 12 GHz	_	-53	-47	dBm

- 1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.797 kHz, channel spacing = 12.5
- 2. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, Δf = 20 kHz, RX channel BW = 74.809 kHz, channel spacing = 100 al.

 Annotation to the total and the total and the total and the total and t
- 3. Definition of reference signal is 500 kbps 2GFSK, BT=0.5, Δf = 125 kHz, RX channel BW = 753.320 kHz.

4.1.10.5 Sub-GHz RF Transmitter characteristics for 490 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 490 MHz.

Table 4.22. Sub-GHz RF Transmitter characteristics for 490 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		470	_	510	MHz
Maximum TX Power ¹	POUT _{MAX}	External PA supply = 3.3V	18.1	20.3	23.7	dBm
Minimum active TX Power	POUT _{MIN}			-44.9	_	dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply, peak to peak	POUT _{VAR_V}	at 20 dBm;1.8 V < V _{VREGVDD} < 3.3 V, External PA supply connected directly to external supply, T = 25 °C	_	4.3	_	dB
	POUT _{VAR_T}	-40 to +85 °C at 20 dBm	_	0.2	0.9	dB
temperature, peak to peak		-40 to +125 °C at 20 dBm	_	0.3	1.3	dB
Output power variation vs RF frequency	POUT _{VAR_F}	T = 25 °C	_	0.2	0.4	dB
Harmonic emissions, 20 dBm output power setting, 490 MHz	SPUR _{HARM_CN}	Per China SRW Requirement, Section 2.1, frequencies below 1GHz	_	-40	-36	dBm
		Per China SRW Requirement, Section 2.1, frequencies above 1GHz	_	-36	-30	dBm
Spurious emissions, 20 dBm output power setting, 490 MHz	SPUR _{OOB_CN}	Per China SRW Requirement, Section 3 (48.5-72.5MHz, 76-108MHz, 167-223MHz, 470-556MHz, and 606-798MHz)	_	-54	_	dBm
		Per China SRW Requirement, Section 2.1 (other frequencies below 1GHz)	1	-42	_	dBm
		Per China SRW Requirement, Section 2.1 (frequencies above 1GHz)	-6	-36	_	dBm

^{1.} Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

4.1.10.6 Sub-GHz RF Receiver Characteristics for 490 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 490 MHz.

Table 4.23. Sub-GHz RF Receiver Characteristics for 490 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F _{RANGE}		470	_	510	MHz
Max usable input level, 0.1% BER	SAT _{2k4}	Desired is reference 2.4 kbps GFSK signal ¹	_	10	_	dBm
Max usable input level, 0.1% BER	SAT _{38k4}	Desired is reference 38.4 kbps GFSK signal ²	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal ¹ , 0.1% BER	_	-122.2	_	dBm
	2	Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T ≤ 85 °C	_	-111.4	-108.9	dBm
	1	Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T > 85 °C	_	_	-107.9	dBm
		Desired is reference 10 kbps GFSK signal ³ , 0.1% BER, T ≤ 85 °C	_	-116.8	-113.9	dBm
		Desired is reference 10 kbps GFSK signal ³ , 0.1% BER, T > 85 °C	_	_	-113.2	dBm
		Desired is reference 100 kbps GFSK signal ⁴ , 0.1% BER, T ≤ 85 °C	_	-107.3	-104.7	dBm
		Desired is reference 100 kbps GFSK signal ⁴ , 0.1% BER, T > 85 °C	1	_	-104	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I ₁	Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	48	60.3	_	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	38.3	45.6	_	dB
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I ₂	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	60.4	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	52.6	-(dB
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	56.5	_	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	54.1	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Blocking selectivity, 0.1%	C/I _{BLOCKER}	Interferer CW at Desired ± 1 MHz	_	73.9	_	dB
BER. Desired is 2.4 kbps GFSK signal ¹ at 3 dB above		Interferer CW at Desired ± 2 MHz	_	75.4	_	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	_	90.2	_	dB
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		_	_	5	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX} range	_	0.25	_	dBm
Max spurious emissions during active receive mode	SPUR _{RX}	30 MHz to 1 GHz	_	-53	-47	dBm
		1 GHz to 12 GHz	_	-53	-47	dBm

- 1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5
- 2. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, $\Delta f = 20$ kHz, RX channel BW = 74.809 kHz, channel spacing = 100
- 3. Definition of reference signal is 10 kbps 2GFSK, BT=0.5, Δf = 5 kHz, RX channel BW = 20.038 kHz.
- , Δ, , 5, Δf = 4. Definition of reference signal is 100 kbps 2GFSK, BT=0.5, Δf = 50 kHz, RX channel BW = 198.024 kHz.

4.1.10.7 Sub-GHz RF Transmitter characteristics for 433 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 433 MHz.

Table 4.24. Sub-GHz RF Transmitter characteristics for 433 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		426	_	445	MHz
Maximum TX Power ¹	POUT _{MAX}	External PA supply connected to DC-DC output, 14dBm output power	12.5	15.1	17.4	dBm
100		External PA supply connected to DC-DC output, 10dBm output power	8.3	10.6	13.3	dBm
Minimum active TX Power	POUT _{MIN}		_	-42	_	dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply, peak to peak, Pout = 10dBm	POUT _{VAR_V}	At 10 dBm;1.8 V < V _{VREGVDD} < 3.3 V, External PA supply = DC-DC output, T = 25 °C	_	1.7	_	dB
Output power variation vs	POUT _{VAR_T}	-40 to +85C at 10dBm	_	0.5	1.2	dB
temperature, peak to peak, Pout= 10dBm		-40 to +125C at 10dBm	_	0.7	1.7	dB
Output power variation vs RF frequency, Pout = 10dBm	POUT _{VAR_F}	T = 25 °C	_	0.1	0.2	dB
Spurious emissions of harmonics FCC, Conducted	SPUR _{HARM_FCC}	In restricted bands, per FCC Part 15.205 / 15.209	_	-47	-42	dBm
measurement, 14dBm match, External PA supply connected to DC-DC output, Test Frequency = 434 MHz		In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
Spurious emissions out-of- band FCC, Conducted	SPUR _{OOB_FCC}	In non-restricted bands, per FCC Part 15.231	1	-26	-20	dBc
measurement, 14dBm match, External PA supply connected to DC-DC output,		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209		-52	-46	dBm
Test Frequency = 434 MHz		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209	- 7	-61	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	_	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-47	-42	dBm
Spurious emissions of harmonics ETSI, Conducted	SPUR _{HARM_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1 (frequencies below 1Ghz)	_	-42	-36	dBm
measurement, 14dBm match, External PA supply connected to DC-DC output, Test Frequency = 434 MHz		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1Ghz)	_	-36	-30	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
band ETSI, Conducted measurement, 14dBm match, External PA supply	SPUR _{OOB_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)	_	-60	-54	dBm
connected to DC-DC output, Test Frequency = 434 MHz		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz)	_	-42	-36	dBm
Ox		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz)	_	-36	-30	dBm

levels to be found.

On the found of the fou 1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

4.1.10.8 Sub-GHz RF Receiver Characteristics for 433 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 433 MHz.

Table 4.25. Sub-GHz RF Receiver Characteristics for 433 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F _{RANGE}		426	_	445	MHz
Max usable input level, 0.1% BER	SAT _{2k4}	Desired is reference 2.4 kbps GFSK signal ¹	_	10	_	dBm
Max usable input level, 0.1% BER	SAT _{50k}	Desired is reference 50 kbps GFSK signal ²	_	10	_	dBm
Sensitivity		Desired is reference 4.8 kbps OOK signal ³ , 20% PER	_	-109.9	_	dBm
	2	Desired is reference 100 kbps GFSK signal ⁴ , 0.1% BER, T ≤ 85 °C	_	-107.3	-105	dBm
	1	Desired is reference 100 kbps GFSK signal ⁴ , 0.1% BER, T > 85 °C	_	_	-104	dBm
		Desired is reference 50 kbps GFSK signal ² , 0.1% BER, T ≤ 85 °C	_	-110.3	-107.2	dBm
		Desired is reference 50 kbps GFSK signal ² , 0.1% BER, T > 85 °C	_	_	-106.6	dBm
		Desired is reference 2.4 kbps GFSK signal ¹ , 0.1% BER	_	-123.1	_	dBm
		Desired is reference 9.6 kbps GFSK signal ⁵ , 1% PER, T ≤ 85 °C	_	-112.6	-109	dBm
		Desired is reference 9.6 kbps GFSK signal ⁵ , 1% PER, T > 85 °C		_	-108	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I ₁	Desired is 4.8 kbps OOK signal ³ at 3dB above sensitivity level, 20% PER	-0/	51.6	_	dB
		Desired is 100 kbps GFSK signal ⁴ at 3dB above sensitivity level, 0.1% BER	35	44.1) -	dB
		Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	47	61.5	5	dB
		Desired is 50 kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	45.6	53.1	-6	dB
		Desired is 9.6 kbps 4GFSK signal ⁵ at 3dB above sensitivity level, 1% PER	_	35.7	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I ₂	Desired is 4.8 kbps OOK signal ³ at 3dB above sensitivity level, 20% PER	_	61.5	_	dB
1,		Desired is 100 kbps GFSK signal ⁴ at 3dB above sensitivity level, 0.1% BER	_	54.6	_	dB
O _X		Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	-	62.4	_	dB
. 6		Desired is 50 kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	58.1	_	dB
C	D.	Desired is 9.6 kbps 4GFSK signal ⁵ at 3dB above sensitivity level, 1% PER	_	50.6	_	dB
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 4.8 kbps OOK signal ³ at 3dB above sensitivity level, 20% PER	_	46.5	_	dB
	17	Desired is 100 kbps GFSK signal ⁴ at 3dB above sensitivity level, 0.1% BER	_	51.7	_	dB
		Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	57.5	_	dB
		Desired is 50 kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	54.4	_	dB
		Desired is 9.6 kbps 4GFSK sig- nal ⁵ at 3dB above sensitivity level; 1% PER	_	48	_	dB
Blocking selectivity, 0.1%	C/I _{BLOCKER}	Interferer CW at Desired ± 1 MHz	/-/	75.7	_	dB
BER. Desired is 2.4 kbps GFSK signal ¹ at 3dB above		Interferer CW at Desired ± 2 MHz	1 /20	77.2	<u> </u>	dB
sensitivity level		Interferer CW at Desired ± 10 MHz		92	_	dB
Intermod selectivity, 0.1% BER. CW interferers at 12.5 kHz and 25 kHz offsets	C/I _{IM}	Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level	_	58.8	_	dB
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		_	- (5	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		-98	_	-(dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX} range	_	0.25	_	dBm
Max spurious emissions dur-	SPUR _{RX_FCC}	216-960 MHz	_	-55	-49	dBm
ing active receive mode, per FCC Part 15.109(a)		Above 960 MHz	_	-47	-41	dBm

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	SPUR _{RX_ETSI}	Below 1000 MHz	_	-63	-57	dBm
ETSI 300-220 Section 8.6	ing active receive mode, per ETSI 300-220 Section 8.6	Above 1000 MHz	_	-53	-47	dBm
Max spurious emissions dur- ing active receive mode, per ARIB STD T67 Section 3.3(5)	SPUR _{RX_ARIB}	Below 710 MHz, RBW=100kHz	_	-60	-54	dBm

- 1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5 kHz.
- 2. Definition of reference signal is 50 kbps 2GFSK, BT=0.5, Δf = 25 kHz, RX channel BW = 99.012 kHz, channel spacing = 200 kHz.
- 3. Definition of reference signal is 4.8 kbps OOK, RX channel BW = 306.036 kHz, channel spacing = 500 kHz.
- 4. Definition of reference signal is 100 kbps 2GFSK, BT=0.5, Δf = 50 kHz, RX channel BW = 198.024 kHz, channel spacing = 200
- s 9.6 kbps

 The state of the st 5. Definition of reference signal is 9.6 kbps 4GFSK, BT=0.5, inner deviation = 0.8 kHz, RX channel BW = 8.5 kHz, channel spacing = 12.5 kHz.

4.1.10.9 Sub-GHz RF Transmitter characteristics for 315 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 315 MHz.

Table 4.26. Sub-GHz RF Transmitter characteristics for 315 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		195	_	358	MHz
Maximum TX Power ¹	POUT _{MAX}	External PA supply connected to DC-DC output	13.8	17.2	21.1	dBm
Minimum active TX Power	POUT _{MIN}			-43.9	_	dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply	POUT _{VAR_V}	1.8 V < V _{VREGVDD} < 3.3 V, External PA supply = DC-DC output, T = 25 °C	_	1.8	_	dB
Output power variation vs	POUT _{VAR_T}	-40 to +85C	_	0.5	1.2	dB
temperature		-40 to +125C	_	0.7	1.5	dB
Output power variation vs RF frequency	POUT _{VAR_F}	T = 25 °C	_	0.1	0.7	dB
Spurious emissions of harmonics at 14 dBm output	SPUR _{HARM_FCC}	In restricted bands, per FCC Part 15.205 / 15.209	_	-47	-42	dBm
power, Conducted measure- ment, 14dBm match, Exter- nal PA supply connected to DC-DC output, Test Fre- quency = 303 MHz		In non-restricted bands, per FCC Part 15.231		-26	-20	dBc
Spurious emissions out-of- band at 14 dBm output pow-	SPUR _{OOB_FCC}	In non-restricted bands, per FCC Part 15.231	_	-26	-20	dBc
er, Conducted measurement, 14dBm match, External PA supply connected to DC-DC		In restricted bands (30-88 MHz), per FCC Part 15.205 / 15.209	_	-52	-46	dBm
output, Test Frequency = 303 MHz		In restricted bands (88-216 MHz), per FCC Part 15.205 / 15.209		-61	-56	dBm
		In restricted bands (216-960 MHz), per FCC Part 15.205 / 15.209	<i>(</i>)	-58	-52	dBm
		In restricted bands (>960 MHz), per FCC Part 15.205 / 15.209	_	-47	-42	dBm

^{1.} Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

4.1.10.10 Sub-GHz RF Receiver Characteristics for 315 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 315 MHz.

Table 4.27. Sub-GHz RF Receiver Characteristics for 315 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F _{RANGE}		195	_	358	MHz
Max usable input level, 0.1% BER	SAT _{2k4}	Desired is reference 2.4 kbps GFSK signal ¹	_	10	_	dBm
Max usable input level, 0.1% BER	SAT _{38k4}	Desired is reference 38.4 kbps GFSK signal ²	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal ¹ , 0.1% BER, T ≤ 85 °C	_	-123.2	-120.7	dBm
	2	Desired is reference 2.4 kbps GFSK signal ¹ , 0.1% BER, T > 85 °C	_	_	-120	dBm
	17	Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T ≤ 85 °C	_	-111.4	-108.6	dBm
		Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T > 85 °C	_	_	-107.9	dBm
		Desired is reference 500 kbps GFSK signal ³ , 0.1% BER, T ≤ 85 °C	_	-98.8	-95.5	dBm
		Desired is reference 500 kbps GFSK signal ³ , 0.1% BER, T > 85 °C	_	_	-94.5	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 × channel-spacing	C/I ₁	Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	54.1	63.6	_	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER		49.9	_	dB
Alternate channel selectivity, Interferer is CW at ± 2 × channel-spacing	C/I ₂	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	64.2) -	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level ² , 0.1% BER	_	56.2	3	dB
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	53	-6	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	51.4	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Blocking selectivity, 0.1%	C/I _{BLOCKER}	Interferer CW at Desired ± 1 MHz	_	75	_	dB
BER. Desired is 2.4 kbps GFSK signal ¹ at 3 dB above		Interferer CW at Desired ± 2 MHz	_	76.5	_	dB
sensitivity level		Interferer CW at Desired ± 10 MHz	72.6	91.9	_	dB
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		_	_	5	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX} range	_	0.25	_	dBm
Max spurious emissions dur-	SPUR _{RX_FCC}	216-960 MHz	_	-63	-57	dBm
ing active receive mode, per FCC Part 15.109(a)	D .	Above 960MHz		-53	-47	dBm

- 1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5
- 2. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, Δf = 20 kHz, RX channel BW = 74.809 kHz, channel spacing = 100 Γ=0.5, Δ.
- 3. Definition of reference signal is 500 kbps 2GFSK, BT=0.5, Δf = 125 kHz, RX channel BW = 753.320 kHz.

4.1.10.11 Sub-GHz RF Transmitter Characteristics for 169 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 169 MHz.

Table 4.28. Sub-GHz RF Transmitter Characteristics for 169 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F _{RANGE}		169	_	170	MHz
Maximum TX Power ¹	POUT _{MAX}	External PA supply = 3.3 V	18.1	19.7	22.4	dBm
Minimum active TX Power	POUT _{MIN}			-42.6	_	dBm
Output power step size	POUT _{STEP}	output power > 0 dBm	_	0.5	_	dB
Output power variation vs supply, peak to peak	POUT _{VAR_V}	1.8 V < V _{VREGVDD} < 3.3 V, External PA supply = 3.3 V, T = 25 °C	_	4.8	5.0	dB
Output power variation vs	POUT _{VAR_T}	-40 to +85 °C at 20 dBm	_	0.6	1.2	dB
temperature, peak to peak	2	-40 to +125 °C at 20 dBm	_	0.8	1.5	dB
Spurious emissions of harmonics, Conducted measurement, External PA supply = 3.3 V, Test Frequency =	SPUR _{HARM_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)	_	-42	_	dBm
169 MHz		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz) ²	_	-38	_	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz) ²	_	-36	_	dBm
Spurious emissions out-of- band, Conducted measure- ment, External PA supply = 3.3 V, Test Frequency = 169	SPUR _{OOB_ETSI}	Per ETSI EN 300-220, Section 7.8.2.1 (47-74 MHz, 87.5-118 MHz, 174-230 MHz, and 470-862 MHz)	_	-42	-36	dBm
MHz		Per ETSI EN 300-220, Section 7.8.2.1 (other frequencies below 1 GHz)	1/2	-42	-36	dBm
		Per ETSI EN 300-220, Section 7.8.2.1 (frequencies above 1 GHz)		-36	-30	dBm

- 1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.
- 2. Typical value marginally passes specification. Additional margin can be obtained by increasing the order of the harmonic filter.

4.1.10.12 Sub-GHz RF Receiver Characteristics for 169 MHz Band

Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency = 38.4 MHz. RF center frequency 169 MHz.

Table 4.29. Sub-GHz RF Receiver Characteristics for 169 MHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Tuning frequency range	F _{RANGE}		169	_	170	MHz
Max usable input level, 0.1% BER	SAT _{2k4}	Desired is reference 2.4 kbps GFSK signal ¹	_	10	_	dBm
Max usable input level, 0.1% BER	SAT _{38k4}	Desired is reference 38.4 kbps GFSK signal ²	_	10	_	dBm
Sensitivity	SENS	Desired is reference 2.4 kbps GFSK signal ¹ , 0.1% BER	_	-124	_	dBm
	2	Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T ≤ 85 °C	_	-112.2	-108	dBm
	1	Desired is reference 38.4 kbps GFSK signal ² , 0.1% BER, T > 85 °C	_	_	-107	dBm
		Desired is reference 500 kbps GFSK signal ³ , 0.1% BER, T ≤ 85 °C	_	-99.2	-96	dBm
		Desired is reference 500 kbps GFSK signal ³ , 0.1% BER, T > 85 °C	_	_	-95	dBm
Adjacent channel selectivity, Interferer is CW at ± 1 x channel-spacing	C/I ₁	Desired is 2.4 kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	64.8	_	dB
		Desired is 38.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	43.3	51.4	_	dB
Alternate channel selectivity, Interferer is CW at ± 2 x channel-spacing	C/I ₂	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	0	67.4	_	dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	60.6	_	dB
Image rejection, Interferer is CW at image frequency	C/I _{IMAGE}	Desired is 2.4kbps GFSK signal ¹ at 3dB above sensitivity level, 0.1% BER	_	47.1		dB
		Desired is 38.4kbps GFSK signal ² at 3dB above sensitivity level, 0.1% BER	_	47.1	-(dB
Blocking selectivity, 0.1%	C/I _{BLOCKER}	Interferer CW at Desired ± 1 MHz	_	73.4	_	dB
BER. Desired is 2.4 kbps GFSK signal ¹ at 3 dB above		Interferer CW at Desired ± 2 MHz	_	75		dB
sensitivity level		Interferer CW at Desired ± 10 MHz	80	90.1	_	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Upper limit of input power range over which RSSI resolution is maintained	RSSI _{MAX}		_	_	5	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI _{MIN}		-98	_	_	dBm
RSSI resolution	RSSI _{RES}	Over RSSI _{MIN} to RSSI _{MAX} range	_	0.25	_	dBm
Max spurious emissions dur-	SPUR _{RX}	30 MHz to 1 GHz	_	-63	-57	dBm
ing active receive mode		1 GHz to 12 GHz	_	-53	-47	dBm

- 1. Definition of reference signal is 2.4 kbps 2GFSK, BT=0.5, Δf = 1.2 kHz, RX channel BW = 4.798 kHz, channel spacing = 12.5
- 2. Definition of reference signal is 38.4 kbps 2GFSK, BT=0.5, Δf = 20 kHz, RX channel BW = 74.809 kHz, channel spacing = 100
- 3. Definition of reference signal is 500 kbps 2GFSK, BT=0.5, Δf = 125 kHz, RX channel BW = 753.320 kHz.

4.1.11 Modem

l.1.11 Modem		Table 4.30. Modem				
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Receive bandwidth	BW _{RX}	Configurable range with 38.4 MHz crystal	0.1	_	2530	kHz
IF frequency	f _{IF}	Configurable range with 38.4 MHz crystal. Selected steps available.	150	_	1371	kHz
DSSS symbol length	SL _{DSSS}	Configurable in steps of 1 chip	2	_	32	chips
DSSS bits per symbol	BPS _{DSSS}	Configurable	1	_	4	bits/ symbol
				1		ر ب ب

4.1.12 Oscillators

4.1.12.1 Low-Frequency Crystal Oscillator (LFXO)

Table 4.31. Low-Frequency Crystal Oscillator (LFXO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f _{LFXO}		_	32.768	_	kHz
Supported crystal equivalent series resistance (ESR)	ESR _{LFXO}		_	_	70	kΩ
Supported range of crystal load capacitance ¹	C _{LFXO_CL}		6	_	18	pF
On-chip tuning cap range ²	C _{LFXO_T}	On each of LFXTAL_N and LFXTAL_P pins	8	_	40	pF
On-chip tuning cap step size	SS _{LFXO}		_	0.25	_	pF
Current consumption after startup ³	I _{LFXO}	ESR = 70 kOhm, $C_L = 7 pF$, $GAIN^4 = 2$, $AGC^4 = 1$	_	273	_	nA
Start- up time	t _{LFXO}	ESR = 70 kOhm, $C_L = 7 pF$, $GAIN^4 = 2$	_	308	_	ms

- 1. Total load capacitance as seen by the crystal.
- 2. The effective load capacitance seen by the crystal will be $C_{LFXO-T}/2$. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.
- PW. 3. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register.
- 4. In CMU LFXOCTRL register.



4.1.12.2 High-Frequency Crystal Oscillator (HFXO)

Table 4.32. High-Frequency Crystal Oscillator (HFXO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f _{HFXO}	38.4 MHz required for radio transciever operation	38	38.4	40	MHz
Supported crystal equivalent series resistance (ESR)	ESR _{HFXO_38M4}	Crystal frequency 38.4 MHz	_	_	60	Ω
Supported range of crystal load capacitance ¹	C _{HFXO_CL}		6	_	12	pF
On-chip tuning cap range ²	C _{HFXO_T}	On each of HFXTAL_N and HFXTAL_P pins	9	20	25	pF
On-chip tuning capacitance step	SS _{HFXO}		_	0.04	_	pF
Startup time	t _{HFXO}	38.4 MHz, ESR = 50 Ohm, C _L = 10 pF	_	300	_	μs
Frequency tolerance for the crystal	FT _{HFXO}	38.4 MHz, ESR = 50 Ohm, C _L = 10 pF	-40	_	40	ppm

Note:

- 1. Total load capacitance as seen by the crystal.
- 2. The effective load capacitance seen by the crystal will be C_{HFXO_T} /2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal.

4.1.12.3 Low-Frequency RC Oscillator (LFRCO)

Table 4.33. Low-Frequency RC Oscillator (LFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f _{LFRCO}	ENVREF ¹ = 1, T ≤ 85 °C	31.3	32.768	33.6	kHz
		ENVREF ¹ = 1, T > 85 °C	31.6	32.768	36.8	kHz
		ENVREF ¹ = 0, T ≤ 85 °C	31.3	32.768	33.4	kHz
		ENVREF ¹ = 0, T > 85 °C	30	32.768	33.4	kHz
Startup time	t _{LFRCO}		_	500	20	μs
Current consumption ²	I _{LFRCO}	ENVREF = 1 in CMU_LFRCOCTRL	_	342	0	nA
		ENVREF = 0 in CMU_LFRCOCTRL	_	494	_0	nA

- 1. In CMU_LFRCOCTRL register.
- 2. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU_PWRCTRL register.

4.1.12.4 High-Frequency RC Oscillator (HFRCO)

Table 4.34. High-Frequency RC Oscillator (HFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency accuracy	fHFRCO_ACC	At production calibrated frequencies, across supply voltage and temperature	-2.5	_	2.5	%
Start-up time	t _{HFRCO}	f _{HFRCO} ≥ 19 MHz	_	300	_	ns
		4 < f _{HFRCO} < 19 MHz	_	1	_	μs
10		f _{HFRCO} ≤ 4 MHz	_	2.5	_	μs
Current consumption on all	I _{HFRCO}	f _{HFRCO} = 38 MHz	_	231	260	μА
supplies	2	f _{HFRCO} = 32 MHz	_	193	218	μА
		f _{HFRCO} = 26 MHz	_	165	186	μA
		f _{HFRCO} = 19 MHz	_	137	155	μA
	10	f _{HFRCO} = 16 MHz	_	118	131	μA
	(f _{HFRCO} = 13 MHz	_	106	119	μА
		f _{HFRCO} = 7 MHz	_	83	94	μА
		f _{HFRCO} = 4 MHz	_	31	40	μА
		f _{HFRCO} = 2 MHz	_	27	37	μА
		f _{HFRCO} = 1 MHz	_	25	35	μА
Coarse trim step size (% of period)	SS _{HFRCO_COARS}	Ó.	_	0.8	_	%
Fine trim step size (% of period)	SS _{HFRCO_FINE}		1	0.1	_	%
Period jitter	PJ _{HFRCO}			0.2	_	% RMS
Frequency limits	f _{HFRCO_BAND}	FREQRANGE = 0, FINETUNIN- GEN = 0	3.47	_	6.15	MHz
		FREQRANGE = 3, FINETUNIN- GEN = 0	6.24	/-/	11.45	MHz
		FREQRANGE = 6, FINETUNIN- GEN = 0	11.3		19.8	MHz
		FREQRANGE = 7, FINETUNIN- GEN = 0	13.45	_	22.8	MHz
		FREQRANGE = 8, FINETUNIN- GEN = 0	16.5	_	29.0	MHz
		FREQRANGE = 10, FINETUNIN- GEN = 0	23.11	_	40.63	MHz
		FREQRANGE = 11, FINETUNIN- GEN = 0	27.27	_	48	MHz
		FREQRANGE = 12, FINETUNIN- GEN = 0	33.33	_	54	MHz

4.1.12.5 Auxiliary High-Frequency RC Oscillator (AUXHFRCO)

Table 4.35. Auxiliary High-Frequency RC Oscillator (AUXHFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency accuracy	f _{AUXHFRCO_ACC}	At production calibrated frequencies, across supply voltage and temperature	-3	_	3	%
Start-up time	t _{AUXHFRCO}	f _{AUXHFRCO} ≥ 19 MHz	_	400	_	ns
		4 < f _{AUXHFRCO} < 19 MHz	_	1.4	_	μs
10		f _{AUXHFRCO} ≤ 4 MHz	_	2.5	_	μs
Current consumption on all	I _{AUXHFRCO}	f _{AUXHFRCO} = 38 MHz	_	237	265	μA
supplies).	f _{AUXHFRCO} = 32 MHz	_	194	218	μA
	1	f _{AUXHFRCO} = 26 MHz	_	165	186	μA
		f _{AUXHFRCO} = 19 MHz	_	131	148	μA
		f _{AUXHFRCO} = 16 MHz	_	119	134	μA
		f _{AUXHFRCO} = 13 MHz	_	92	104	μA
	ì	f _{AUXHFRCO} = 7 MHz	_	61	70	μA
		f _{AUXHFRCO} = 4 MHz	_	34	42	μA
		f _{AUXHFRCO} = 2 MHz	_	29	37	μA
		f _{AUXHFRCO} = 1 MHz	_	26	34	μA
Coarse trim step size (% of period)	SS _{AUXHFR} - CO_COARSE	Ó.	_	0.8	_	%
Fine trim step size (% of period)	SS _{AUXHFR} - CO_FINE		1.	0.1	_	%
Period jitter	PJ _{AUXHFRCO}		1/2	0.2	_	% RMS
4.1.12.6 Ultra-low Frequenc	y RC Oscillator (U	ILFRCO)		レ		
	Table 4.36.	Ultra-low Frequency RC Oscillato	or (ULFRCO)			
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit

4.1.12.6 Ultra-low Frequency RC Oscillator (ULFRCO)

Table 4.36. Ultra-low Frequency RC Oscillator (ULFRCO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f _{ULFRCO}		0.95	1	1.07	kHz

4.1.13 Flash Memory Characteristics¹

Table 4.37. Flash Memory Characteristics¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash erase cycles before failure	EC _{FLASH}		10000	_	_	cycles
Flash data retention	RET _{FLASH}	T ≤ 85 °C	10	_	_	years
		T ≤ 125 °C	10	_	_	years
Word (32-bit) programming time	t _{W_PROG}	Burst write, 128 words, average time per word	20	26.1	30	μs
		Single word	60	68.5	80	μs
Page erase time ²	t _{PERASE}		20	28.8	40	ms
Mass erase time ³	t _{MERASE}		20	28.7	40	ms
Device erase time ^{4 5}	t _{DERASE}	T ≤ 85 °C	_	54.4	70	ms
	1//	T ≤ 125 °C	_	54.4	75	ms
Erase current ⁶	I _{ERASE}	Page Erase	_	_	1.6	mA
Write current ⁶	I _{WRITE}	7	_	_	3.5	mA
Supply voltage during flash erase and write	V _{FLASH}	90	1.62	_	3.6	V

- 1. Flash data retention information is published in the Quarterly Quality and Reliability Report.
- 2. From setting the ERASEPAGE bit in MSC_WRITECMD to 1 until the BUSY bit in MSC_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 3. Mass erase is issued by the CPU and erases all flash.
- B) pag.

 BESTATUS is c. 4. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW).
- 5. From setting the DEVICEERASE bit in AAP_CMD to 1 until the ERASEBUSY bit in AAP_STATUS is cleared to 0. Internal setup and hold times for flash control signals are included.
- 6. Measured at 25 °C.

4.1.14 General-Purpose I/O (GPIO)

Table 4.38. General-Purpose I/O (GPIO)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage ¹	V _{IL}	GPIO pins	_	_	IOVDD*0.3	V
0		RESETn	_	_	AVDD*0.3	V
Input high voltage ¹	V _{IH}	GPIO pins	IOVDD*0.7	_	_	V
		RESETn	AVDD*0.7		_	V
Output high voltage relative to IOVDD	V _{OH}	Sourcing 3 mA, IOVDD ≥ 3 V,	IOVDD*0.8	_	_	V
IO IOVDD		DRIVESTRENGTH ² = WEAK				
C	n	Sourcing 1.2 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	_	_	V
	7	DRIVESTRENGTH ² = WEAK				
	1/2	Sourcing 20 mA, IOVDD ≥ 3 V,	IOVDD*0.8	_	_	V
		DRIVESTRENGTH ² = STRONG				
	(Sourcing 8 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	_	_	V
		DRIVESTRENGTH ² = STRONG				
Output low voltage relative to	V _{OL}	Sinking 3 mA, IOVDD ≥ 3 V,	_	_	IOVDD*0.2	V
IOVDD		DRIVESTRENGTH ² = WEAK				
		Sinking 1.2 mA, IOVDD ≥ 1.62 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH ² = WEAK				
		Sinking 20 mA, IOVDD ≥ 3 V,	_	_	IOVDD*0.2	V
		DRIVESTRENGTH ² = STRONG	1			
		Sinking 8 mA, IOVDD ≥ 1.62 V,	1/_	_	IOVDD*0.4	V
		DRIVESTRENGTH ² = STRONG				
Input leakage current	IIOLEAK	All GPIO except LFXO pins, GPIO ≤ IOVDD, T ≤ 85 °C	- /	0.1	30	nA
		LFXO Pins, GPIO ≤ IOVDD, T ≤ 85 °C	_	0.1	50	nA
		All GPIO except LFXO pins, GPIO ≤ IOVDD, T > 85 °C	_	- (110	nA
		LFXO Pins, GPIO ≤ IOVDD, T > 85 °C	_	_	250	nA
Input leakage current on 5VTOL pads above IOVDD	I ₅ VTOLLEAK	IOVDD < GPIO ≤ IOVDD + 2 V	_	3.3	15	μΑ
I/O pin pull-up/pull-down resistor ³	R _{PUD}		30	40	65	kΩ
Pulse width of pulses removed by the glitch suppression filter	t _I OGLITCH		15	25	45	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output fall time, From 70% to 30% of V _{IO}	t _{IOOF}	C _L = 50 pF,	_	1.8	_	ns
10 00 % 01 410		DRIVESTRENGTH ² = STRONG,				
		SLEWRATE ² = 0x6				
1,		C _L = 50 pF,	_	4.5	_	ns
		DRIVESTRENGTH ² = WEAK,				
Ox		SLEWRATE ² = 0x6				
Output rise time, From 30% o 70% of V _{IO}	t _{IOOR}	C _L = 50 pF,	_	2.2	_	ns
		DRIVESTRENGTH ² = STRONG,				
, (6)		SLEWRATE = 0x6 ²				
C)		C _L = 50 pF,	_	7.4	_	ns
	4 5	DRIVESTRENGTH ² = WEAK,				
	17	SLEWRATE ² = 0x6				
RESETn low time to ensure pin reset	T _{RESET}		100	_	_	ns

- 1. GPIO input threshold are proportional to the IOVDD supply, except for RESETn which is proportional to AVDD.
- 2. In GPIO_Pn_CTRL register.
- RESET. 3. GPIO pull-ups are referenced to the IOVDD supply, except for RESETn, which connects to AVDD.

4.1.15 Voltage Monitor (VMON)

Table 4.39. Voltage Monitor (VMON)

In EM0 or EM1, 1 active channel, T s 85 °C In EM0 or EM1, 1 active channel, T s 85 °C In EM0 or EM1, 1 active channel, T s 85 °C In EM0 or EM1, All channels active, T s 85 °C In EM0 or EM1, All channels active, T s 85 °C In EM0 or EM1, All channels active, T s 85 °C In EM0 or EM1, All channels active, T s 85 °C In EM0 or EM1, All channels active, T s 85 °C In EM2, EM3 or EM4, 1 channel active and above threshold In EM2, EM3 or EM4, All channels — 62 — nA active and above threshold In EM2, EM3 or EM4, All channels — 99 — nA active and above threshold In EM2, EM3 or EM4, All channels — 99 — nA active and above threshold In EM2, EM3 or EM4, All channels — 99 — nA active and below threshold In EM2, EM3 or EM4, All channels — 99 — nA active and below threshold In EM2, EM3 or EM4, All channels — 99 — nA active and below threshold In EM2, EM3 or EM4, All channels — 99 — nA active and below threshold — 2 — µA In EM2, EM3 or EM4 — 2 — nA Threshold range V _{VMON_ENSESP} Coarse — 200 — m/V Prince — 200 — m/V Response time I _{VMON_ENSESP} Coarse — 200 — m/V Response time I _{VMON_ENSESP} Supply drops at 1V/µs rate — 460 — ns Hysteresis V _{VMON_ENSESP} Coarse — 200 — m/V Prince — 26 — m/V Princ	T ≤ 85 °C In EM0 or EM1, 1 active channel,	Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
T > 85 °C In EM0 or EM1, All channels active, T ≥ 85 °C — 12.5 15 µA In EM0 or EM1, All channels active, T > 85 °C In EM2, EM3 or EM4, 1 channel active and above threshold — 62 — nA In EM2, EM3 or EM4, 1 channel active and below threshold — 62 — nA In EM2, EM3 or EM4, All channels active and above threshold — 99 — nA Loading of monitored supply Isense In EM0 or EM1 — 99 — nA Loading of monitored supply Isense In EM0 or EM1 — 2 — µA Threshold range Vvmon_Range 1.62 — 3.4 V Threshold step size Nvmon_STESP Coarse — 200 — mV Fine — 20 — mV Response time tvmon_Res Supply drops at 1V/µs rate — 460 — ns Hysteresis Vvmon_Hyst — — — mV <td>T > 85 °C In EM0 or EM1, All channels active, T ≥ 85 °C — 12.5 15 µA In EM0 or EM1, All channels active, T > 85 °C In EM2, EM3 or EM4, 1 channel active and above threshold — 62 — nA In EM2, EM3 or EM4, 1 channel active and below threshold — 62 — nA In EM2, EM3 or EM4, All channels active and above threshold — 99 — nA Loading of monitored supply Isense In EM0 or EM1 — 99 — nA Loading of monitored supply Isense In EM0 or EM1 — 2 — µA In EM2, EM3 or EM4 — 2 — µA Threshold range Vvmon_Range 1.62 — 3.4 V Threshold step size Nvmon_STESP Coarse — 200 — mV Fine — 20 — mV Response time Ivmon_Res Supply drops at 1V/µs rate — 460 — ms</td> <td>Supply current (including LSENSE)</td> <td>I_{VMON}</td> <td></td> <td>_</td> <td>6.3</td> <td>8</td> <td>μA</td>	T > 85 °C In EM0 or EM1, All channels active, T ≥ 85 °C — 12.5 15 µA In EM0 or EM1, All channels active, T > 85 °C In EM2, EM3 or EM4, 1 channel active and above threshold — 62 — nA In EM2, EM3 or EM4, 1 channel active and below threshold — 62 — nA In EM2, EM3 or EM4, All channels active and above threshold — 99 — nA Loading of monitored supply Isense In EM0 or EM1 — 99 — nA Loading of monitored supply Isense In EM0 or EM1 — 2 — µA In EM2, EM3 or EM4 — 2 — µA Threshold range Vvmon_Range 1.62 — 3.4 V Threshold step size Nvmon_STESP Coarse — 200 — mV Fine — 20 — mV Response time Ivmon_Res Supply drops at 1V/µs rate — 460 — ms	Supply current (including LSENSE)	I _{VMON}		_	6.3	8	μA
In EM2, EM3 or EM4, 1 channel active and above threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4 In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, A	In EM2, EM3 or EM4, 1 channel active and above threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4 In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, A	Ox			_	_	11	μA
In EM2, EM3 or EM4, 1 channel active and above threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4	In EM2, EM3 or EM4, 1 channel active and above threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4 In EM2, EM3 or EM4	. 15			_	12.5	15	μA
In EM2, EM3 or EM4, 1 channel active and above threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4 In EM3, EM3 or EM4 In EM2, EM3 or EM4 In EM3, EM3 or EM4 In EM3, EM3 or EM4 I	In EM2, EM3 or EM4, 1 channel active and above threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, 1 channel active and below threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and above threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels active and below threshold In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4, All channels In EM2, EM3 or EM4 In EM3, EM3 or EM4 In EM2, EM3 or EM4 In EM3, EM3 or EM4 In EM3, EM3 or EM4 I	'0			_	_	18	μA
In EM2, EM3 or EM4, All channels active and above threshold Part of the property of the p	In EM2, EM3 or EM4, All channels active and above threshold Part of the property of the p				_	62	_	nA
In EM2, EM3 or EM4, All channels active and above threshold Part of the property of the p	In EM2, EM3 or EM4, All channels active and above threshold Part of the property of the p		7		_	62	_	nA
Loading of monitored supply In EM0 or EM1 — 2 — μΑ In EM2, EM3 or EM4 — 2 — nA Threshold range V _{VMON_RANGE} 1.62 — 3.4 V Threshold step size N _{VMON_STESP} Coarse — 200 — mV Fine — 20 — mV Response time t _{VMON_RES} Supply drops at 1V/μs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV	Loading of monitored supply In EM0 or EM1 — 2 — μΑ In EM2, EM3 or EM4 — 2 — nA Threshold range V _{VMON_RANGE} 1.62 — 3.4 V Threshold step size N _{VMON_STESP} Coarse — 200 — mV Fine — 20 — mV Response time t _{VMON_RES} Supply drops at 1V/μs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV		1		_	99	_	nA
In EM2, EM3 or EM4	In EM2, EM3 or EM4		1		_	99	_	nA
Threshold range V _{VMON_RANGE} 1.62 — 3.4 V Threshold step size N _{VMON_STESP} Coarse — 200 — mV Fine — 20 — mV Response time t _{VMON_RES} Supply drops at 1V/μs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV	Threshold range V _{VMON_RANGE} 1.62 — 3.4 V Threshold step size N _{VMON_STESP} Coarse — 200 — mV Fine — 20 — mV Response time t _{VMON_RES} Supply drops at 1V/μs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV	Loading of monitored supply	I _{SENSE}	In EM0 or EM1	_	2	_	μA
Threshold step size	Threshold step size			In EM2, EM3 or EM4	_	2	_	nA
Fine — 20 — mV Response time t _{VMON_RES} Supply drops at 1V/µs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV	Fine — 20 — mV Response time t _{VMON_RES} Supply drops at 1V/µs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV	Threshold range	V _{VMON_RANGE}		1.62	_	3.4	V
Response time t _{VMON_RES} Supply drops at 1V/µs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV	Response time t _{VMON_RES} Supply drops at 1V/µs rate — 460 — ns Hysteresis V _{VMON_HYST} — 26 — mV	Threshold step size	hold step size N _{VMON_STESP}	Coarse	_	200	_	mV
Hysteresis V _{VMON_HYST} — 26 — mV	Hysteresis V _{VMON_HYST} — 26 — mV			Fine	_	20	_	mV
		Response time	t _{VMON_RES}	Supply drops at 1V/µs rate	_	460	_	ns
		Hysteresis	V _{VMON_HYST}		/-/	26	_	mV
						2		

4.1.16 Analog to Digital Converter (ADC)

Specified at 1 Msps, ADCCLK = 16 MHz, BIASPROG = 0, GPBIASACC = 0, unless otherwise indicated.

Table 4.40. Analog to Digital Converter (ADC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	V _{RESOLUTION}		6	_	12	Bits
Input voltage range ¹	V _{ADCIN}	Single ended	_	_	V _{FS}	V
		Differential	-V _{FS} /2	_	V _{FS} /2	V
Input range of external reference voltage, single ended and differential	V _{ADCREFIN_P}		1	_	V _{AVDD}	V
Power supply rejection ²	PSRR _{ADC}	At DC	_	80	_	dB
Analog input common mode rejection ratio	CMRR _{ADC}	At DC	_	80	_	dB
Current from all supplies, using internal reference buffer.	I _{ADC_CONTINU} - OUS_LP	1 Msps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	_	270	304	μA
Continuous operation. WAR- MUPMODE ³ = KEEPADC- WARM	17	250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 1 ⁴	_	125	_	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 1 ⁴	_	80	_	μA
Current from all supplies, using internal reference buffer.	I _{ADC_NORMAL_LP}	35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	_	45	_	μA
Duty-cycled operation. WAR- MUPMODE ³ = NORMAL		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 1 ⁴	_	8	_	μA
Current from all supplies, using internal reference buffer.	I _{ADC_STAND} - BY_LP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	_	105	_	μА
Duty-cycled operation. AWARMUPMODE ³ = KEEP-INSTANDBY or KEEPIN-SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 1 ⁴	1	70	_	μА
Current from all supplies, using internal reference buffer. Continuous operation. WAR-	I _{ADC_CONTINU} - OUS_HP	1 Msps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	(A)	325	_	μA
MUPMODE ³ = KEEPADC- WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 0 ⁴	_	175	_	μA
		62.5 ksps / 1 MHz ADCCLK, BIA- SPROG = 15, GPBIASACC = 0 ⁴	_	125	0	μA
Current from all supplies, using internal reference buffer.	I _{ADC_NORMAL_HP}	35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	_	85	3	μА
Duty-cycled operation. WAR- MUPMODE ³ = NORMAL		5 ksps / 16 MHz ADCCLK BIA- SPROG = 0, GPBIASACC = 0 ⁴	_	16	-3	μА
Current from all supplies, using internal reference buffer.	I _{ADC_STAND} - BY_HP	125 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	_	160	_	μА
Duty-cycled operation. AWARMUPMODE ³ = KEEP-INSTANDBY or KEEPIN-SLOWACC		35 ksps / 16 MHz ADCCLK, BIA- SPROG = 0, GPBIASACC = 0 ⁴	_	125	_	μА
Current from HFPERCLK	I _{ADC_CLK}	HFPERCLK = 16 MHz	_	150	_	μA
	1	1	1			1

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
ADC clock frequency	f _{ADCCLK}		_	_	16	MHz
Throughput rate	f _{ADCRATE}		_	_	1	Msps
Conversion time ⁵	t _{ADCCONV}	6 bit	_	7	_	cycles
1.		8 bit	_	9	_	cycles
		12 bit	_	13	_	cycles
Startup time of reference	tADCSTART	WARMUPMODE ³ = NORMAL	_	_	5	μs
generator and ADC core		WARMUPMODE ³ = KEEPIN- STANDBY	_	_	2	μs
0		WARMUPMODE ³ = KEEPINSLO- WACC	_	_	1	μs
SNDR at 1Msps and f _{IN} = 10kHz	SNDR _{ADC}	Internal reference ⁶ , differential measurement	58	67	_	dB
	3 .	External reference ⁷ , differential measurement	_	68	_	dB
Spurious-free dynamic range (SFDR)	SFDR _{ADC}	1 MSamples/s, 10 kHz full-scale sine wave	_	75	_	dB
Differential non-linearity (DNL)	DNL _{ADC}	12 bit resolution, No missing codes	-1	_	2	LSB
Integral non-linearity (INL), End point method	INL _{ADC}	12 bit resolution	-6	_	6	LSB
Offset error	V _{ADCOFFSETERR}	(0)	-3	0	3	LSB
Gain error in ADC	V _{ADCGAIN}	Using internal reference	_	-0.2	3.5	%
		Using external reference	_	-1	_	%
Temperature sensor slope	V _{TS_SLOPE}	0,	_	-1.84	_	mV/°C

- 1. The absolute voltage allowed at any ADC input is dictated by the power rail supplied to on-chip circuitry, and may be lower than the effective full scale voltage. All ADC inputs are limited to the ADC supply (AVDD or DVDD depending on EMU_PWRCTRL_ANASW). Any ADC input routed through the APORT will further be limited by the IOVDD supply to the pin.
- 2. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU_PWRCTRL.
- 3. In ADCn CTRL register.
- 4. In ADCn BIASPROG register.
- 5. Derived from ADCCLK.
- 6. Internal reference option used corresponds to selection 2V5 in the SINGLECTRL_REF or SCANCTRL_REF register field. The differential input range with this configuration is ± 1.25 V. Typical value is characterized using full-scale sine wave input. Minimum value is production-tested using sine wave input at 1.5 dB lower than full scale.
- 7. External reference is 1.25 V applied externally to ADCnEXTREFP, with the selection CONF in the SINGLECTRL_REF or SCANCTRL_REF register field and VREFP in the SINGLECTRLX_VREFSEL or SCANCTRLX_VREFSEL field. The differential input range with this configuration is ± 1.25 V.

4.1.17 Analog Comparator (ACMP)

Table 4.41. Analog Comparator (ACMP)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{ACMPIN}	ACMPVDD = ACMPn_CTRL_PWRSEL ¹	_	_	V _{ACMPVDD}	V
Supply voltage	V _{ACMPVDD}	BIASPROG ² \leq 0x10 or FULL- BIAS ² = 0	1.8	_	V _{VREGVDD} _ MAX	V
current consumption of inter-		$0x10 < BIASPROG^2 \le 0x20$ and FULLBIAS ² = 1	2.1	_	V _{VREGVDD} _	V
Active current not including	I _{ACMP}	BIASPROG ² = 1, FULLBIAS ² = 0	_	50	_	nA
voltage reference ³	2	BIASPROG ² = 0x10, FULLBIAS ² = 0	_	306	_	nA
	2	BIASPROG ² = 0x02, FULLBIAS ² = 1	_	6.1	10	μΑ
Current consumption of internal voltage reference ³	1	BIASPROG ² = 0x20, FULLBIAS ²	_	74	92	μΑ
	- I _{ACMPREF}	VLP selected as input using 2.5 V Reference / 4 (0.625 V)	_	50	_	nA
		VLP selected as input using VDD	_	20	_	nA
		VBDIV selected as input using 1.25 V reference / 1	_	4.1	_	μΑ
		VADIV selected as input using VDD/1	_	2.4	_	μΑ
			10			
						G

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Hysteresis (V _{CM} = 1.25 V,	V _{ACMPHYST}	HYSTSEL ⁴ = HYST0	-3	0	3	mV
BIASPROG ² = $0x10$, FULL-BIAS ² = 1)		HYSTSEL ⁴ = HYST1	5	18	27	mV
,		HYSTSEL ⁴ = HYST2	12	33	50	mV
1.		HYSTSEL ⁴ = HYST3	17	46	67	mV
		HYSTSEL ⁴ = HYST4	23	57	86	mV
Ox		HYSTSEL ⁴ = HYST5	26	68	104	mV
		HYSTSEL ⁴ = HYST6	30	79	130	mV
		HYSTSEL ⁴ = HYST7	34	90	155	mV
'(0)		HYSTSEL ⁴ = HYST8	-3	0	3	mV
C		HYSTSEL ⁴ = HYST9	-27	-18	-5	mV
		HYSTSEL ⁴ = HYST10	-50	-33	-12	mV
	10.	HYSTSEL ⁴ = HYST11	-67	-45	-17	mV
	12	HYSTSEL ⁴ = HYST12	-86	-57	-23	mV
		HYSTSEL ⁴ = HYST13	-104	-67	-26	mV
		HYSTSEL ⁴ = HYST14	-130	-78	-30	mV
		HYSTSEL ⁴ = HYST15	-155	-88	-30 -34 95 10	mV
Comparator delay ⁵	t _{ACMPDELAY}	$BIASPROG^2 = 1$, $FULLBIAS^2 = 0$	_	30	95	μs
		BIASPROG ² = 0x10, FULLBIAS ² = 0	_	3.7	10	μs
		BIASPROG ² = 0x02, FULLBIAS ² = 1	_	360	1000	ns
		BIASPROG ² = 0x20, FULLBIAS ² = 1	1	35	_	ns
Offset voltage	VACMPOFFSET	BIASPROG ² =0x10, FULLBIAS ² = 1	-35	_	35	mV
Reference voltage	V _{ACMPREF}	Internal 1.25 V reference	1	1.25	1.47	V
		Internal 2.5 V reference	1.98	2.5	2.8	V
Capacitive sense internal resistance	R _{CSRES}	CSRESSEL ⁶ = 0	_	infinite	_	kΩ
Sistance		CSRESSEL ⁶ = 1	_	15	9-	kΩ
		CSRESSEL ⁶ = 2	_	27	G	kΩ
		CSRESSEL ⁶ = 3	_	39	-/	kΩ
		CSRESSEL ⁶ = 4	_	51	_0	kΩ
		CSRESSEL ⁶ = 5	_	102	_	kΩ
		CSRESSEL ⁶ = 6	_	164	_	kΩ
		CSRESSEL ⁶ = 7	_	239	_	kΩ

Parameter	Symbol	Test Condition	Min	Tvp	Max	Unit
	-,			71		

- 1. ACMPVDD is a supply chosen by the setting in ACMPn_CTRL_PWRSEL and may be IOVDD, AVDD or DVDD.
- 2. In ACMPn CTRL register.
- 3. The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference. I_{ACMPTOTAL} = I_{ACMP} + I_{ACMPREF}.
- 4. In ACMPn_HYSTERESIS registers.
- 5. ± 100 mV differential drive.
- Jecommended for New Designs 6. In ACMPn_INPUTSEL register.

4.1.18 Digital to Analog Converter (VDAC)

DRIVESTRENGTH = 2 unless otherwise specified. Primary VDAC output.

Table 4.42. Digital to Analog Converter (VDAC)

V _{VREF}	
	V
V _{VREF}	V
_	μА
_	μА
_	μА
_	μA/MHz
500	ksps
1	MHz
_	μs
_	μs
12	μs
_	Ω
_	Ω
_	Ω
	Ω
6,0	dB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Signal to noise and distortion ratio (1 kHz sine wave),	SNDR _{DAC}	500 ksps, single-ended, internal 1.25V reference	_	60.4	_	dB
Noise band limited to 250 kHz		500 ksps, single-ended, internal 2.5V reference	_	61.6	_	dB
1/		500 ksps, single-ended, 3.3V VDD reference	_	64.0	_	dB
Ox		500 ksps, differential, internal 1.25V reference	_	63.3	_	dB
Ox		500 ksps, differential, internal 2.5V reference	_	64.4	_	dB
0		500 ksps, differential, 3.3V VDD reference	_	65.8	_	dB
Signal to noise and distortion ratio (1 kHz sine wave),	SNDR _{DAC_BAND}	500 ksps, single-ended, internal 1.25V reference	_	65.3	_	dB
Noise band limited to 22 kHz	2	500 ksps, single-ended, internal 2.5V reference	_	66.7	_	dB
	12	500 ksps, single-ended, 3.3V VDD reference	_	70.0	_	dB
		500 ksps, differential, internal 1.25V reference	_	67.8	_	dB
		500 ksps, differential, internal 2.5V reference	_	69.0	_	dB
		500 ksps, differential, 3.3V VDD reference	_	68.5	_	dB
Total harmonic distortion	THD	4 %	_	70.2	_	dB
Differential non-linearity ⁵	DNL _{DAC}		-0.99	_	1	LSB
Intergral non-linearity	INL _{DAC}	9	-4	_	4	LSB
Offset error ⁶	V _{OFFSET}	T = 25 °C	-8	_	8	mV
		Across operating temperature range	-25	_	25	mV
Gain error ⁶	V _{GAIN}	T = 25 °C, Low-noise internal reference (REFSEL = 1V25LN or 2V5LN)	-2.5	レヘ	2.5	%
		T = 25 °C, Internal reference (RE-FSEL = 1V25 or 2V5)	-5		5	%
		T = 25 °C, External reference (REFSEL = VDD or EXT)	-1.8	_	1.8	%
		Across operating temperature range, Low-noise internal reference (REFSEL = 1V25LN or 2V5LN)	-3.5	_	3.5	%
		Across operating temperature range, Internal reference (RE-FSEL = 1V25 or 2V5)	-7.5	_	7.5	%
		Across operating temperature range, External reference (RE-FSEL = VDD or EXT)	-2.0	_	2.0	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
External load capactiance, OUTSCALE=0	C _{LOAD}		_	_	75	pF

- 1. In differential mode, the output is defined as the difference between two single-ended outputs. Absolute voltage on each output is limited to the single-ended range.
- 2. Supply current specifications are for VDAC circuitry operating with static output only and do not include current required to drive the load.
- 3. Current from HFPERCLK is dependent on HFPERCLK frequency. This current contributes to the total supply current used when the clock to the DAC peripheral is enabled in the CMU.
- 4. PSRR calculated as 20 * $\log_{10}(\Delta VDD / \Delta V_{OUT})$, VDAC output at 90% of full scale
- 5. Entire range is monotonic and has no missing codes.
- Suring, VDAC or Common Service of the Common 6. Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at 10% of full scale to ideal VDAC output at 10% of full scale with the measured gain.

4.1.19 Current Digital to Analog Converter (IDAC)

Table 4.43. Current Digital to Analog Converter (IDAC)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Number of ranges	N _{IDAC_RANGES}		_	4	_	ranges
Output current	I _{IDAC_OUT}	RANGESEL ¹ = RANGE0	0.05	_	1.6	μA
		RANGESEL ¹ = RANGE1	1.6	_	4.7	μΑ
, \		RANGESEL ¹ = RANGE2	0.5	_	16	μA
10		RANGESEL ¹ = RANGE3	2	_	64	μA
Linear steps within each range	N _{IDAC_STEPS}		_	32	_	steps
Step size	SS _{IDAC}	RANGESEL ¹ = RANGE0	_	50	_	nA
	10.	RANGESEL ¹ = RANGE1	_	100	_	nA
	12	RANGESEL ¹ = RANGE2	_	500	_	nA
		RANGESEL ¹ = RANGE3	_	2	_	μA
Total accuracy, STEPSE 0x10	$:L^1 = ACC_{IDAC}$	EM0 or EM1, AVDD=3.3 V, T = 25 °C	-3	_	3	%
		EM0 or EM1, Across operating temperature range	-18	_	22	%
		EM2 or EM3, Source mode, RAN- GESEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C	_	-2	_	%
		EM2 or EM3, Source mode, RAN- GESEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C	_	-1.7	_	%
		EM2 or EM3, Source mode, RAN- GESEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C	6	-0.8	_	%
		EM2 or EM3, Source mode, RAN- GESEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C	- //	-0.5	_	%
		EM2 or EM3, Sink mode, RAN- GESEL ¹ = RANGE0, AVDD=3.3 V, T = 25 °C	_	-0.7	Q	%
		EM2 or EM3, Sink mode, RAN- GESEL ¹ = RANGE1, AVDD=3.3 V, T = 25 °C	_	-0.6	9	nA nA μA % % % %
		EM2 or EM3, Sink mode, RAN- GESEL ¹ = RANGE2, AVDD=3.3 V, T = 25 °C	_	-0.5	_0	%
		EM2 or EM3, Sink mode, RAN- GESEL ¹ = RANGE3, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Start up time	t _{IDAC_SU}	Output within 1% of steady state value	_	5	_	μs
Settling time, (output settled	t _{IDAC_SETTLE}	Range setting is changed	_	5	_	μs
within 1% of steady state value),		Step value is changed	_	1	_	μs
Current consumption ²	I _{IDAC}	EM0 or EM1 Source mode, excluding output current, Across operating temperature range	_	11	15	μΑ
A		EM0 or EM1 Sink mode, excluding output current, Across operating temperature range	_	13	18	μА
0		EM2 or EM3 Source mode, excluding output current, T = 25 °C		0.050		μΑ
C		EM2 or EM3 Sink mode, excluding output current, T = 25 °C	_	0.075	_	μΑ
		EM2 or EM3 Source mode, excluding output current, T ≥ 85 °C	_	11	_	μΑ
		EM2 or EM3 Sink mode, excluding output current, T ≥ 85 °C	_	13	_	μΑ
Output voltage compliance in source mode, source current change relative to current sourced at 0 V	ICOMP_SRC	RANGESEL ¹ = RANGE0, output voltage = min(V_{IOVDD} , V_{AVDD}^2 -100 mV)	_	0.11	_	%
		RANGESEL ¹ = RANGE1, output voltage = min(V_{IOVDD} , V_{AVDD}^2 -100 mV)	_	0.06	_	%
		RANGESEL ¹ = RÅNGE2, output voltage = min(V_{IOVDD} , V_{AVDD}^2 -150 mV)	_	0.04	_	%
		RANGESEL ¹ = RANGE3, output voltage = min(V_{IOVDD} , V_{AVDD}^2 -250 mV)	1	0.03	_	%
Output voltage compliance in sink mode, sink current	I _{COMP_SINK}	RANGESEL ¹ = RANGE0, output voltage = 100 mV	, EV	0.12	_	%
change relative to current sunk at IOVDD		RANGESEL ¹ = RANGE1, output voltage = 100 mV	_	0.05	_	%
		RANGESEL ¹ = RANGE2, output voltage = 150 mV	_	0.04	0_	%
		RANGESEL ¹ = RANGE3, output voltage = 250 mV	_	0.03	9	%

- 1. In IDAC_CURPROG register.
- 2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU_PWRCTRL register and PWRSEL in the IDAC_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0, ANASW selects between AVDD (0) and DVDD (1).

4.1.20 Operational Amplifier (OPAMP)

Unless otherwise indicated, specified conditions are: Non-inverting input configuration, VDD = 3.3 V, DRIVESTRENGTH = 2, MAIN-OUTEN = 1, C_{LOAD} = 75 pF with OUTSCALE = 0, or C_{LOAD} = 37.5 pF with OUTSCALE = 1. Unit gain buffer and 3X-gain connection as specified in table footnotes¹ ².

Table 4.44. Operational Amplifier (OPAMP)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply voltage (from AVDD)	V _{OPA}	HCMDIS = 0, Rail-to-rail input range	2	_	3.8	V
		HCMDIS = 1	1.62	_	3.8	V
Input voltage	V _{IN}	HCMDIS = 0, Rail-to-rail input range	V _{VSS}	_	V _{OPA}	V
		HCMDIS = 1	V _{VSS}	_	V _{OPA} -1.2	V
Input impedance	R _{IN}		100	_	_	МΩ
Output voltage	Vouт		V _{VSS}	_	V _{OPA}	V
Load capacitance ³	C _{LOAD}	OUTSCALE = 0	_	_	75	pF
	1	OUTSCALE = 1	_	_	37.5	pF
Output impedance	R _{OUT}	DRIVESTRENGTH = 2 or 3, 0.4 V \leq V _{OUT} \leq V _{OPA} - 0.4 V, -8 mA < I _{OUT} < 8 mA, Buffer connection, Full supply range		0.25	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.4 V \leq V _{OUT} \leq V _{OPA} $<$ 0.4 V, -400 μ A $<$ I _{OUT} $<$ 400 μ A, Buffer connection, Full supply range	_	0.6	_	Ω
		DRIVESTRENGTH = 2 or 3, 0.1 V \leq V _{OUT} \leq V _{OPA} - 0.1 V, -2 mA \leq I _{OUT} \leq 2 mA, Buffer connection, Full supply range	_	0.4	_	Ω
		DRIVESTRENGTH = 0 or 1, 0.1 V ≤ V _{OUT} ≤ V _{OPA} - 0.1 V, -100 µA < I _{OUT} < 100 µA, Buffer connection, Full supply range	0	1	_	Ω
Internal closed-loop gain	G _{CL}	Buffer connection	0.99	1	1.01	-
		3x Gain connection	2.93	2.99	3.05	-
		16x Gain connection	15.07	15.7	16.33	-
Active current ⁴	I _{OPA}	DRIVESTRENGTH = 3, OUT- SCALE = 0	_	580	3	μA
		DRIVESTRENGTH = 2, OUT- SCALE = 0	_	176	-(C	V V V V MΩ V PF PF Ω Ω Ω Ω
		DRIVESTRENGTH = 1, OUT- SCALE = 0	_	13	_	μA
		DRIVESTRENGTH = 0, OUT- SCALE = 0	_	4.7	_	μА

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Open-loop gain	G _{OL}	DRIVESTRENGTH = 3	_	135	_	dB
		DRIVESTRENGTH = 2	_	137	_	dB
		DRIVESTRENGTH = 1	_	121	_	dB
1		DRIVESTRENGTH = 0	_	109	_	dB
Loop unit-gain frequency ⁵	UGF	DRIVESTRENGTH = 3, Buffer connection	_	3.38	_	MHz
OX.		DRIVESTRENGTH = 2, Buffer connection	_	0.9	_	MHz
7		DRIVESTRENGTH = 1, Buffer connection	_	132	_	kHz
'0		DRIVESTRENGTH = 0, Buffer connection	_	34	_	kHz
	On.	DRIVESTRENGTH = 3, 3x Gain connection	_	2.57	_	MHz
	170	DRIVESTRENGTH = 2, 3x Gain connection	_	0.71	_	MHz
		DRIVESTRENGTH = 1, 3x Gain connection	_	113	_	kHz
		DRIVESTRENGTH = 0, 3x Gain connection	_	28	_	kHz
Phase margin	PM	DRIVESTRENGTH = 3, Buffer connection	_	67	_	0
		DRIVESTRENGTH = 2, Buffer connection	_	69	_	0
		DRIVESTRENGTH = 1, Buffer connection	_	63	_	0
		DRIVESTRENGTH = 0, Buffer connection	1	68	_	0
Output voltage noise	N _{OUT}	DRIVESTRENGTH = 3, Buffer connection, 10 Hz - 10 MHz	1	146	_	μVrms
		DRIVESTRENGTH = 2, Buffer connection, 10 Hz - 10 MHz		163	_	μVrms
		DRIVESTRENGTH = 1, Buffer connection, 10 Hz - 1 MHz	_	170	_	μVrms
		DRIVESTRENGTH = 0, Buffer connection, 10 Hz - 1 MHz	_	176	0_	μVrms
		DRIVESTRENGTH = 3, 3x Gain connection, 10 Hz - 10 MHz	_	313	9)	μVrms
		DRIVESTRENGTH = 2, 3x Gain connection, 10 Hz - 10 MHz	_	271	-6	μVrms
		DRIVESTRENGTH = 1, 3x Gain connection, 10 Hz - 1 MHz	_	247	_	μVrms
		DRIVESTRENGTH = 0, 3x Gain connection, 10 Hz - 1 MHz	_	245	_	μVrms

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Slew rate ⁶	SR	DRIVESTRENGTH = 3, INCBW=1 ⁷	_	4.7	_	V/µs
		DRIVESTRENGTH = 3, INCBW=0	_	1.5	_	V/µs
		DRIVESTRENGTH = 2, INCBW=1 ⁷	_	1.27	_	V/µs
O _×		DRIVESTRENGTH = 2, INCBW=0	_	0.42	_	V/µs
\sqrt{\partial}		DRIVESTRENGTH = 1, INCBW=1 ⁷	_	0.17	_	V/µs
(0)		DRIVESTRENGTH = 1, INCBW=0	_	0.058	_	V/µs
),	DRIVESTRENGTH = 0, INCBW=1 ⁷	_	0.044	_	V/µs
	n.	DRIVESTRENGTH = 0, INCBW=0	_	0.015	_	V/µs
Startup time ⁸	T _{START}	DRIVESTRENGTH = 2	_	_	12	μs
Input offset voltage	Vosi	DRIVESTRENGTH = 2 or 3, T = 25 °C	-2	_	2	mV
		DRIVESTRENGTH = 1 or 0, T = 25 °C	-2	_	2	mV
		DRIVESTRENGTH = 2 or 3, across operating temperature range	-12	_	12	mV
		DRIVESTRENGTH = 1 or 0, across operating temperature range	-30	_	30	mV
DC power supply rejection ratio ⁹	PSRR _{DC}	Input referred	1.	70		dB
DC common-mode rejection ratio ⁹	CMRR _{DC}	Input referred	10	70	_	dB
Total harmonic distortion	THD _{OPA}	DRIVESTRENGTH = 2, 3x Gain connection, 1 kHz, V _{OUT} = 0.1 V	- /	90	_	dB
lotal narmonic distortion		to V _{OPA} - 0.1 V				

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit

- 1. Specified configuration for Unit gain buffer configuration is: INCBW = 0, HCMDIS = 0, RESINSEL = DISABLE. V_{INPUT} = 0.5 V, V_{OUTPUT} = 0.5 V.
- 2. Specified configuration for 3X-Gain configuration is: INCBW = 1, HCMDIS = 1, RESINSEL = VSS, V_{INPUT} = 0.5 V, V_{OUTPUT} = 1.5 V. Nominal voltage gain is 3.
- 3. If the maximum C_{I OAD} is exceeded, an isolation resistor is required for stability. See AN0038 for more information.
- 4. Current into the load resistor is excluded. When the OPAMP is connected with closed-loop gain > 1, there will be extra current to drive the resistor feedback network. The internal resistor feedback network has total resistance of 143.5 kOhm, which will cause another ~10 μA current when the OPAMP drives 1.5 V between output and ground.
- 5. In unit gain connection, UGF is the gain-bandwidth product of the OPAMP. In 3x Gain connection, UGF is the gain-bandwidth product of the OPAMP and 1/3 attenuation of the feedback network.
- 6. Step between 0.2V and V_{OPA}-0.2V, 10%-90% rising/falling range.
- 7. When INCBW is set to 1 the OPAMP bandwidth is increased. This is allowed only when the non-inverting close-loop gain is ≥ 3, or the OPAMP may not be stable.
- 8. From enable to output settled. In sample-and-off mode, RC network after OPAMP will contribute extra delay. Settling error < 1mV.
- 9. When HCMDIS=1 and input common mode transitions the region from V_{OPA}-1.4V to V_{OPA}-1V, input offset will change. PSRR and CMRR specifications do not apply to this transition region.

4.1.21 Pulse Counter (PCNT)

Table 4.45. Pulse Counter (PCNT)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input frequency	F _{IN}	Asynchronous Single and Quadrature Modes	_	_	10	MHz
		Sampled Modes with Debounce filter set to 0.	_	_	8	kHz

4.1.22 Analog Port (APORT)

Table 4.46. Analog Port (APORT)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply current ^{1 2}	I _{APORT}	Operation in EM0/EM1	_	7	_	μA
		Operation in EM2/EM3	_	63	0-	nA

- 1. Supply current increase that occurs when an analog peripheral requests access to APORT. This current is not included in reported peripheral currents. Additional peripherals requesting access to APORT do not incur further current.
- 2. Specified current is for continuous APORT operation. In applications where the APORT is not requested continuously (e.g. periodic ACMP requests from LESENSE in EM2), the average current requirements can be estimated by mutiplying the duty cycle of the requests by the specified continuous current number.

4.1.23 I2C

4.1.23.1 I2C Standard-mode (Sm)¹

Table 4.47. I2C Standard-mode (Sm)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	_	100	kHz
SCL clock low time	t _{LOW}		4.7	_	_	μs
SCL clock high time	t _{HIGH}		4	_	_	μs
SDA set-up time	t _{SU_DAT}		250	_	_	ns
SDA hold time ³	tHD_DAT		100	_	3450	ns
Repeated START condition set-up time	tsu_sta		4.7	_	_	μs
(Repeated) START condition hold time	t _{HD_STA}		4	_	_	μs
STOP condition set-up time	t _{SU_STO}		4	_	_	μs
Bus free time between a STOP and START condition	t _{BUF}	7	4.7	_	_	μs

- 1. For CLHR set to 0 in the I2Cn_CTRL register.
- 2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual.
- 3. The maximum SDA hold time (t_{HD_DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

4.1.23.2 I2C Fast-mode (Fm)1

Table 4.48. I2C Fast-mode (Fm)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	_	400	kHz
SCL clock low time	t _{LOW}		1.3	_	_	μs
SCL clock high time	t _{HIGH}		0.6	_	_	μs
SDA set-up time	t _{SU_DAT}		100	_	_	ns
SDA hold time ³	t _{HD_DAT}		100	_	900	ns
Repeated START condition set-up time	tsu_sta		0.6	_	_	μs
(Repeated) START condition hold time	t _{HD_STA}		0.6	_	_	μs
STOP condition set-up time	t _{SU_STO}		0.6	_	_	μs
Bus free time between a STOP and START condition	t _{BUF}	0	1.3	_	_	μs

- 1. For CLHR set to 1 in the I2Cn_CTRL register.
- 2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual.
- 3. The maximum SDA hold time (t_{HD,DAT}) needs to be met only when the device does not stretch the low time of SCL (t_{LOW}).

4.1.23.3 I2C Fast-mode Plus (Fm+)1

Table 4.49. I2C Fast-mode Plus (Fm+)¹

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency ²	f _{SCL}		0	_	1000	kHz
SCL clock low time	t _{LOW}		0.5	_	_	μs
SCL clock high time	t _{HIGH}		0.26	_	_	μs
SDA set-up time	t _{SU_DAT}		50	_	_	ns
SDA hold time	t _{HD_DAT}		100	_	_	ns
Repeated START condition set-up time	t _{SU_STA}		0.26	_	_	μs
(Repeated) START condition hold time	t _{HD_STA}		0.26	_	_	μs
STOP condition set-up time	t _{SU_STO}		0.26	_	_	μs
Bus free time between a STOP and START condition	t _{BUF}	0	0.5	_	_	μs

- 1. For CLHR set to 0 or 1 in the I2Cn_CTRL register.
- 2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual.

4.1.24 USART SPI

SPI Master Timing

Table 4.50. SPI Master Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period ^{1 2 3}	tsclk		2 * thfperclk	_	_	ns
CS to MOSI 1 2	t _{CS_MO}		-34	_	34	ns
SCLK to MOSI 12	t _{SCLK_MO}		-17.5	_	17.5	ns
MISO setup time ^{1 2}	t _{SU_MI}	IOVDD = 1.62 V	94	_	_	ns
		IOVDD = 3.0 V	48	_	_	ns
MISO hold time ^{1 2}	t _{H_MI}		-9	_	_	ns

Note:

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).
- 3. t_{HFPERCLK} is one period of the selected HFPERCLK.




Figure 4.1. SPI Master Timing Diagram

SPI Slave Timing

Table 4.51. SPI Slave Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period ^{1 2 3}	t _{SCLK}		6 * t _{HFPERCLK}	_	_	ns
SCLK high time ^{1 2 3}	t _{SCLK_HI}		2.5 * t _{HFPERCLK}	_	_	ns
SCLK low time ^{1 2 3}	t _{SCLK_LO}		2.5 * t _{HFPERCLK}	_	_	ns
CS active to MISO 12	t _{CS_ACT_MI}		4	_	70	ns
CS disable to MISO 12	tcs_dis_mi		4	_	50	ns
MOSI setup time ^{1 2}	tsu_mo		12.5	_	_	ns
MOSI hold time ^{1 2 3}	t _{H_MO}		13	_	_	ns
SCLK to MISO 123	t _{SCLK_MI}		6 + 1.5 * the	_	45 + 2.5 * t _{HFPERCLK}	ns

Note:

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. Measurement done with 8 pF output loading at 10% and 90% of V_{DD} (figure shows 50% of V_{DD}).
- 3. t_{HFPERCLK} is one period of the selected HFPERCLK.




Figure 4.2. SPI Slave Timing Diagram

4.2 Typical Performance Curves

Typical performance curves indicate typical characterized performance under the stated conditions.

4.2.1 Supply Current




Figure 4.3. EM0 Active Mode Typical Supply Current vs. Temperature




Figure 4.4. EM1 Sleep Mode Typical Supply Current vs. Temperature

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.




Figure 4.5. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Temperature




Figure 4.6. EM0 and EM1 Mode Typical Supply Current vs. Supply

Typical supply current for EM2, EM3 and EM4H using standard software libraries from Silicon Laboratories.




Figure 4.7. EM2, EM3, EM4H and EM4S Typical Supply Current vs. Supply

4.2.2 DC-DC Converter

Default test conditions: CCM mode, LDCDC = 4.7 μH, CDCDC = 4.7 μF, VDCDC_I = 3.3 V, VDCDC_O = 1.8 V, FDCDC_LN = 7 MHz





Figure 4.8. DC-DC Converter Typical Performance Characteristics



4.2.3 2.4 GHz Radio





Figure 4.10. 2.4 GHz RF Transmitter Output Power



5. Typical Connection Diagrams

5.1 Power

Typical power supply connections for direct supply, without using the internal DC-DC converter, are shown in the following figure.




Figure 5.1. EFR32MG14 Typical Application Circuit: Direct Supply Configuration without DC-DC converter

Typical power supply circuits using the internal DC-DC converter are shown below. The MCU operates from the DC-DC converter supply. For low RF transmit power applications less than 13dBm, the RF PA may be supplied by the DC-DC converter. For OPNs supporting high power RF transmission, the RF PA must be directly supplied by VDD for RF transmit power greater than 13 dBm.




Figure 5.2. EFR32MG14 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDCDC)




Figure 5.3. EFR32MG14 Typical Application Circuit: Configuration with DC-DC converter (PAVDD from VDD)

5.2 RF Matching Networks

Typical RF matching network circuit diagrams are shown in Figure 5.4 Typical 2.4 GHz RF impedance-matching network circuits on page 112 for applications in the 2.4 GHz band, and in Figure 5.5 Typical Sub-GHz RF impedance-matching network circuits on page 112 for applications in the sub-GHz band. Application-specific component values can be found in application notes AN923: EFR32 sub-GHz Matching Guide and AN930: EFR32 2.4 GHz Matching Guide. For low RF transmit power applications less than 13 dBm, the twoelement match is recommended. For OPNs supporting high power RF transmission, the four-element match is recommended for high RF transmit power (> 13 dBm). As an addition resource, application note AN1081: Integrated Passive Devices for EFR32 Sub-GHz RF Matching provides a list of supported Integrated Passive Devices (IPDs) along with design and layout considerations that can further simplify the external RF matching network for sub-GHz applications.







Figure 5.4. Typical 2.4 GHz RF impedance-matching network circuits



Sub-GHz Match Topology I (169-500 MHz)





Sub-GHz Match Topology 2 (500-915 MHz)

Figure 5.5. Typical Sub-GHz RF impedance-matching network circuits

5.3 Other Connections

Other components or connections may be required to meet the system-level requirements. Application Note AN0002: "Hardware Design Considerations" contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website (www.silabs.com/32bit-appnotes).



6. Pin Definitions

6.1 QFN48 2.4 GHz and Sub-GHz Device Pinout




Figure 6.1. QFN48 2.4 GHz and Sub-GHz Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 6.4 GPIO Functionality Table or 6.5 Alternate Functionality Overview.

Table 6.1. QFN48 2.4 GHz and Sub-GHz Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PF0	1	GPIO (5V)
PF1	2	GPIO (5V)	PF2	3	GPIO (5V)
PF3	4	GPIO (5V)	PF4	5	GPIO (5V)
PF5	6	GPIO (5V)	PF6	7	GPIO (5V)
PF7	8	GPIO (5V)	RFVDD	9	Radio power supply
HFXTAL_N	10	High Frequency Crystal input pin.	HFXTAL_P	11	High Frequency Crystal output pin.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RESETn	12	Reset input, active low. This pin is internally pulled up to AVDD. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	SUBGRF_OP	13	Sub GHz Differential RF output, positive path.
SUBGRF_ON	14	Sub GHz Differential RF output, negative path.	SUBGRF_IP	15	Sub GHz Differential RF input, positive path.
SUBGRF_IN	16	Sub GHz Differential RF input, negative path.	RFVSS	17	Radio Ground
PAVSS	18	Power Amplifier (PA) voltage regulator VSS	2G4RF_ION	19	2.4 GHz Differential RF input/output, negative path. This pin should be externally grounded.
2G4RF_IOP	20	2.4 GHz Differential RF input/output, positive path.	PAVDD	21	Power Amplifier (PA) voltage regulator VDD input
PD13	22	GPIO	PD14	23	GPIO
PD15	24	GPIO	PA0	25	GPIO
PA1	26	GPIO	PA2	27	GPIO
PA3	28	GPIO	PA4	29	GPIO
PA5	30	GPIO (5V)	PB11	31	GPIO (5V)
PB12	32	GPIO (5V)	PB13	33	GPIO (5V)
AVDD	34	Analog power supply.	PB14	35	GPIO
PB15	36	GPIO	VREGVSS	37	Voltage regulator VSS
VREGSW	38	DCDC regulator switching node	VREGVDD	39	Voltage regulator VDD input
DVDD	40	Digital power supply.	DECOUPLE	41	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. This pin should not be used to power any external circuits.
IOVDD	42	Digital IO power supply.	PC6	43	GPIO (5V)
PC7	44	GPIO (5V)	PC8	45	GPIO (5V)
PC9	46	GPIO (5V)	PC10	47	GPIO (5V)
PC11	48	GPIO (5V)			

Note:

- 1. GPIO with 5V tolerance are indicated by (5V).
- 2. The pins PB11, PB12, and PB13 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

6.2 QFN48 2.4 GHz Device Pinout




Figure 6.2. QFN48 2.4 GHz Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 6.4 GPIO Functionality Table or 6.5 Alternate Functionality Overview.

Table 6.2. QFN48 2.4 GHz Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PF0	1	GPIO (5V)
PF1	2	GPIO (5V)	PF2	3	GPIO (5V)
PF3	4	GPIO (5V)	PF4	5	GPIO (5V)
PF5	6	GPIO (5V)	PF6	7	GPIO (5V)
PF7	8	GPIO (5V)	RFVDD	9	Radio power supply
HFXTAL_N	10	High Frequency Crystal input pin.	HFXTAL_P	11	High Frequency Crystal output pin.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RESETn	12	Reset input, active low. This pin is internally pulled up to AVDD. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	NC	13	No Connect.
RFVSS	14	Radio Ground	PAVSS	15	Power Amplifier (PA) voltage regulator VSS
2G4RF_ION	16	2.4 GHz Differential RF input/output, negative path. This pin should be externally grounded.	2G4RF_IOP	17	2.4 GHz Differential RF input/output, positive path.
PAVDD	18	Power Amplifier (PA) voltage regulator VDD input	PD10	19	GPIO (5V)
PD11	20	GPIO (5V)	PD12	21	GPIO (5V)
PD13	22	GPIO	PD14	23	GPIO
PD15	24	GPIO	PA0	25	GPIO
PA1	26	GPIO	PA2	27	GPIO
PA3	28	GPIO	PA4	29	GPIO
PA5	30	GPIO (5V)	PB11	31	GPIO (5V)
PB12	32	GPIO (5V)	PB13	33	GPIO (5V)
AVDD	34	Analog power supply.	PB14	35	GPIO
PB15	36	GPIO	VREGVSS	37	Voltage regulator VSS
VREGSW	38	DCDC regulator switching node	VREGVDD	39	Voltage regulator VDD input
DVDD	40	Digital power supply.	DECOUPLE	41	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. This pin should not be used to power any external circuits.
IOVDD	42	Digital IO power supply.	PC6	43	GPIO (5V)
PC7	44	GPIO (5V)	PC8	45	GPIO (5V)
PC9	46	GPIO (5V)	PC10	47	GPIO (5V)
PC11	48	GPIO (5V)			

Note:

- 1. GPIO with 5V tolerance are indicated by (5V).
- 2. The pins PB11, PB12, and PB13 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

6.3 QFN32 2.4 GHz Device Pinout




Figure 6.3. QFN32 2.4 GHz Device Pinout

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see 6.4 GPIO Functionality Table or 6.5 Alternate Functionality Overview.

Table 6.3. QFN32 2.4 GHz Device Pinout

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
VSS	0	Ground	PF0	1	GPIO (5V)
PF1	2	GPIO (5V)	PF2	3	GPIO (5V)
PF3	4	GPIO (5V)	RFVDD	5	Radio power supply
HFXTAL_N	6	High Frequency Crystal input pin.	HFXTAL_P	7	High Frequency Crystal output pin.

Pin Name	Pin(s)	Description	Pin Name	Pin(s)	Description
RESETn	8	Reset input, active low. This pin is internally pulled up to AVDD. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released.	RFVSS	9	Radio Ground
PAVSS	10	Power Amplifier (PA) voltage regulator VSS	2G4RF_ION	11	2.4 GHz Differential RF input/output, negative path. This pin should be externally grounded.
2G4RF_IOP	12	2.4 GHz Differential RF input/output, positive path.	PAVDD	13	Power Amplifier (PA) voltage regulator VDD input
PD13	14	GPIO	PD14	15	GPIO
PD15	16	GPIO	PA0	17	GPIO
PA1	18	GPIO	PB11	19	GPIO (5V)
PB12	20	GPIO (5V)	PB13	21	GPIO (5V)
AVDD	22	Analog power supply.	PB14	23	GPIO
PB15	24	GPIO	VREGVSS	25	Voltage regulator VSS
VREGSW	26	DCDC regulator switching node	VREGVDD	27	Voltage regulator VDD input
DVDD	28	Digital power supply.	DECOUPLE	29	Decouple output for on-chip voltage regulator. An external decoupling capacitor is required at this pin. This pin should not be used to power any external circuits.
IOVDD	30	Digital IO power supply.	PC10	31	GPIO (5V)
PC11	32	GPIO (5V)	1		

Note:

- 1. GPIO with 5V tolerance are indicated by (5V).
- order to pre. 2. The pins PB11, PB12, and PB13 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins with 5V domains.

6.4 GPIO Functionality Table

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of each GPIO pin, followed by the functionality available on that pin. Refer to 6.5 Alternate Functionality Overview for a list of GPIO locations available for each function.

Table 6.4. GPIO Functionality Table

GPIO Name		_ Pin Alter	nate Functionality / Do	escription	
0	Analog	Timers	Communication	Radio	Other
PA0	BUSDY BUSCX ADC0_EXTN	TIMO_CC0 #0 TIMO_CC1 #31 TIMO_CC2 #30 TIMO_CDTI0 #29 TIMO_CDTI1 #28 TIMO_CDTI2 #27 TIM1_CC0 #0 TIM1_CC1 #31 TIM1_CC2 #30 TIM1_CC3 #29 WTIMO_CC0 #0 LETIMO_OUT0 #0 LETIMO_OUT1 #31 PCNTO_S0IN #0 PCNTO_S1IN #31	US0_TX #0 US0_RX #31 US0_CLK #30 US0_CS #29 US0_CTS #28 US0_RTS #27 US1_TX #0 US1_RX #31 US1_CLK #30 US1_CS #29 US1_CTS #28 US1_RTS #27 LEU0_TX #0 LEU0_RX #31 I2C0_SDA #0 I2C0_SCL #31	FRC_DCLK #0 FRC_DOUT #31 FRC_DFRAME #30 MODEM_DCLK #0 MODEM_DIN #31 MODEM_DOUT #30 MODEM_ANT0 #29 MODEM_ANT1 #28	CMU_CLK1 #0 PRS_CH6 #0 PRS_CH7 #10 PRS_CH8 #9 PRS_CH9 #8 ACMP0_O #0 ACMP1_O #0 LES_CH8

GPIO Name		Pin Alteri	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PA1	BUSCY BUSDX ADC0_EXTP VDAC0_EXT	TIMO_CC0 #1 TIMO_CC1 #0 TIMO_CC2 #31 TIMO_CDTI0 #30 TIMO_CDTI1 #29 TIMO_CDTI2 #28 TIM1_CC0 #1 TIM1_CC1 #0 TIM1_CC2 #31 TIM1_CC3 #30 WTIM0_CC0 #1 LETIMO_OUT0 #1 LETIMO_OUT1 #0 PCNT0_S0IN #1 PCNT0_S1IN #0	US0_TX #1 US0_RX #0 US0_CLK #31 US0_CS #30 US0_CTS #29 US0_RTS #28 US1_TX #1 US1_RX #0 US1_CLK #31 US1_CS #30 US1_CTS #29 US1_RTS #28 LEU0_TX #1 LEU0_RX #0 I2C0_SDA #1 I2C0_SCL #0	FRC_DCLK #1 FRC_DOUT #0 FRC_DFRAME #31 MODEM_DCLK #1 MODEM_DIN #0 MODEM_DOUT #31 MODEM_ANT0 #30 MODEM_ANT1 #29	CMU_CLK0 #0 PRS_CH6 #1 PRS_CH7 #0 PRS_CH8 #10 PRS_CH9 #9 ACMP0_O #1 ACMP1_O #1 LES_CH9
PA2	VDAC0_OUT1ALT / OPA1_OUTALT #1 BUSDY BUSCX OPA0_P	TIM0_CC0 #2 TIM0_CC1 #1 TIM0_CC2 #0 TIM0_CDTI0 #31 TIM0_CDTI1 #30 TIM0_CDTI2 #29 TIM1_CC0 #2 TIM1_CC1 #1 TIM1_CC2 #0 TIM1_CC3 #31 WTIM0_CC0 #2 WTIM0_CC1 #0 LETIM0_OUT0 #2 LETIM0_OUT1 #1 PCNT0_S0IN #2 PCNT0_S1IN #1	US0_TX #2 US0_RX #1 US0_CLK #0 US0_CS #31 US0_CTS #30 US0_RTS #29 US1_TX #2 US1_RX #1 US1_CLK #0 US1_CS #31 US1_CTS #30 US1_RTS #29 LEU0_TX #2 LEU0_RX #1 I2C0_SDA #2 I2C0_SCL #1	FRC_DCLK #2 FRC_DOUT #1 FRC_DFRAME #0 MODEM_DCLK #2 MODEM_DIN #1 MODEM_DOUT #0 MODEM_ANTO #31 MODEM_ANT1 #30	PRS_CH6 #2 PRS_CH7 #1 PRS_CH8 #0 PRS_CH9 #10 ACMP0_O #2 ACMP1_O #2 LES_CH10

GPIO Name		Pin Alter	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PA3	BUSCY BUSDX VDAC0_OUT0 / OPA0_OUT	TIM0_CC0 #3 TIM0_CC1 #2 TIM0_CC2 #1 TIM0_CDTI0 #0 TIM0_CDTI1 #31 TIM0_CDTI2 #30 TIM1_CC0 #3 TIM1_CC1 #2 TIM1_CC2 #1 TIM1_CC3 #0 WTIM0_CC0 #3 WTIM0_CC1 #1 LETIM0_OUT0 #3 LETIM0_OUT1 #2 PCNT0_S0IN #3	US0_TX #3 US0_RX #2 US0_CLK #1 US0_CS #0 US0_CTS #31 US0_RTS #30 US1_TX #3 US1_RX #2 US1_CLK #1 US1_CS #0 US1_CTS #31 US1_RTS #30 LEU0_TX #3 LEU0_RX #2 I2C0_SDA #3	FRC_DCLK #3 FRC_DOUT #2 FRC_DFRAME #1 MODEM_DCLK #3 MODEM_DIN #2 MODEM_DOUT #1 MODEM_ANT0 #0 MODEM_ANT1 #31	PRS_CH6 #3 PRS_CH7 #2 PRS_CH8 #1 PRS_CH9 #0 ACMP0_O #3 ACMP1_O #3 LES_CH11 GPIO_EM4WU8
PA4	VDAC0_OUT1ALT / OPA1_OUTALT #2 BUSDY BUSCX OPA0_N	PCNTO_\$1IN #2 TIMO_CC0 #4 TIMO_CC1 #3 TIMO_CC2 #2 TIMO_CDTI0 #1 TIMO_CDTI1 #0 TIMO_CDTI2 #31 TIM1_CC0 #4 TIM1_CC1 #3 TIM1_CC2 #2 TIM1_CC3 #1 WTIM0_CC0 #4 WTIM0_CC1 #2 WTIM0_CC1 #2 WTIM0_CC2 #0 LETIMO_OUT0 #4 LETIMO_OUT1 #3 PCNTO_S0IN #4 PCNTO_S1IN #3	USO_TX #4 USO_RX #3 USO_CLK #2 USO_CS #1 USO_CTS #0 USO_RTS #31 US1_TX #4 US1_RX #3 US1_CLK #2 US1_CS #1 US1_CTS #0 US1_CTS #0 US1_CTS #0 US1_CTS #0 US1_CTS #31 LEU0_TX #4 LEU0_RX #3 I2C0_SDA #4 I2C0_SCL #3	FRC_DCLK #4 FRC_DOUT #3 FRC_DFRAME #2 MODEM_DCLK #4 MODEM_DIN #3 MODEM_DOUT #2 MODEM_ANTO #1 MODEM_ANT1 #0	PRS_CH6 #4 PRS_CH7 #3 PRS_CH8 #2 PRS_CH9 #1 ACMP0_O #4 ACMP1_O #4 LES_CH12

TIMO_CC0 #5 TIMO_CC1 #4 TIMO_CC2 #3 TIMO_CDTI0 #2 TIMO_CDTI1 #1 TIMO_CDTI12 #0 TIM1_CC0 #5 TIM1_CC1 #4 TIM1_CC1 #4 TIM1_CC2 #3 TIM1_CC3 #5 TIM1_CC2 #3 TIM1_CC2 #3 TIM1_CC2 #3 TIM1_CC2 #3 TIM1_CC3 #5 TIM1_CC4 #4 TIM1_CC2 #3 TIM1_CC4 #4 TIM1_CC2 #3 TIM1_CC4 #4
TIM0_CC1 #4 TIM0_CC2 #3 TIM0_CDTI0 #2 TIM0_CDTI1 #1 TIM0_CDTI2 #0 TIM1_CC0 #5 VDAC0_OUT0ALT / OPA0_OUTALT #0 TIM1_CC3 #3 US0_CX #4 US0_CK #3 US0_CS #2 US0_CTS #1 US0_CTS #1 US0_CTS #1 US0_CTS #1 US0_RTS #0 FRC_DCLK #5 CMU_CLKI0 #4 US0_RTS #0 FRC_DOUT #4 PRS_CH6 #5 US1_TX #5 FRC_DFRAME #3 PRS_CH7 #4 US1_RX #4 MODEM_DCLK #5 PRS_CH8 #3
BUSCY BUSDX TIM1_CC3 #2 WTIM0_CC0 #5 WTIM0_CC1 #3 WTIM0_CC2 #1 LETIM0_OUT0 #5 LETIM0_OUT1 #4 PCNT0_S0IN #5 PCNT0_S1IN #4 US1_CLK #3 WODEM_DIN #4 PRS_CH9 #2 ACMP0_O #5 WODEM_ANT0 #2 ACMP1_O #5 MODEM_ANT1 #1 LES_CH13 WODEM_ANT1 #1 LES_CH13

ame	Pin Alterr	nate Functionality / D	escription	
Analog	Timers	Communication	Radio	Other
	TIM0_CC0 #6			
	TIM0_CC1 #5			
	TIM0_CC2 #4	US0_TX #6		
×	TIM0_CDTI0 #3	US0_RX #5		
	TIM0_CDTI1 #2	US0_CLK #4		
	TIM0_CDTI2 #1	US0_CS #3		
\sim	TIM1_CC0 #6	US0_CTS #2	FRC_DCLK #6	
10	TIM1_CC1 #5	US0_RTS #1	FRC_DOUT #5	PRS_CH6 #6
	TIM1_CC2 #4	US1_TX #6	FRC_DFRAME #4	PRS_CH7 #5
BUSCY	TIM1_CC3 #3	US1_RX #5	MODEM_DCLK #6	PRS_CH8 #4
BUSDX	WTIM0_CC0 #15	US1_CLK #4	MODEM_DIN #5	PRS_CH9 #3
	WTIM0_CC1 #13	US1_CS #3	MODEM_DOUT #4	ACMP0_O #6
	WTIM0_CC2 #11	US1_CTS #2	MODEM_ANT0 #3	ACMP1_O #6
	WTIM0_CDTI0 #7	US1_RTS #1	MODEM_ANT1 #2	
	WTIM0_CDTI1 #5	LEU0_TX #6		
	WTIM0_CDTI2 #3	LEU0_RX #5		
	LETIM0_OUT0 #6	I2C0_SDA #6		
	LETIM0_OUT1 #5	12C0_SCL #5		
	PCNT0_S0IN #6	Y X		
	PCNT0_S1IN #5			

TIMO TIMO TIMO TIMO TIMO TIMO TIMO TIMO	imers 0_CC0 #7 0_CC1 #6 0_CC2 #5 _CDTI0 #4 _CDTI1 #3 _CDTI2 #2 1_CC0 #7 1_CC1 #6 1_CC2 #5 1_CC3 #4 0_CC0 #16	US0_TX #7 US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6 US1_CLK #5	FRC_DCLK #7 FRC_DOUT #6 FRC_DFRAME #5 MODEM_DCLK #7	Other PRS_CH6 #7 PRS_CH7 #6
TIMO TIMO TIMO TIMO TIMO TIMO TIMO TIMO	O_CC1 #6 O_CC2 #5 CCDTI0 #4 CCDTI1 #3 CCDTI2 #2 I_CC0 #7 I_CC1 #6 I_CC2 #5 I_CC3 #4	US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6	FRC_DOUT #6 FRC_DFRAME #5	PRS_CH7 #6
TIMO TIMO_ TIMO_ TIMO_ TIM1 TIM1 TIM1 TIM1 TIM1 TIM1 TIM1 TIM1	CC2 #5 CDTI0 #4 CDTI1 #3 CDTI2 #2 CC0 #7 CC1 #6 CC2 #5	US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6	FRC_DOUT #6 FRC_DFRAME #5	PRS_CH7 #6
TIMO_ TIMO_ TIMO_ TIM1 TIM1 TIM1 TIM1 TIM1 TIM1 WTIMC WTIMC	CDTI0 #4 CDTI1 #3 CDTI2 #2 CC0 #7 CC1 #6 CC2 #5 CC3 #4	US0_RX #6 US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6	FRC_DOUT #6 FRC_DFRAME #5	PRS_CH7 #6
2 BUSCX WTIMC	CDTI1 #3 CDTI2 #2 CC0 #7 CC1 #6 CC2 #5 CC3 #4	US0_CLK #5 US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6	FRC_DOUT #6 FRC_DFRAME #5	PRS_CH7 #6
2 BUSCX WTIMC	CDTI2 #2 _CC0 #7 _CC1 #6 _CC2 #5 _CC3 #4	US0_CS #4 US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6	FRC_DOUT #6 FRC_DFRAME #5	PRS_CH7 #6
2 BUSCX WTIMC	_CC0 #7 _CC1 #6 _CC2 #5 _CC3 #4	US0_CTS #3 US0_RTS #2 US1_TX #7 US1_RX #6	FRC_DOUT #6 FRC_DFRAME #5	PRS_CH7 #6
2 BUSCX WTIMC	_CC1 #6 _CC2 #5 _CC3 #4	US0_RTS #2 US1_TX #7 US1_RX #6	FRC_DOUT #6 FRC_DFRAME #5	PRS_CH7 #6
BUSDY TIM1 BUSCX WTIMC WTIMC	_CC2 #5	US1_TX #7 US1_RX #6	FRC_DFRAME #5	PRS_CH7 #6
BUSDY TIM1 BUSCX WTIMC WTIMC	_CC3 #4	US1_RX #6		_
BUSCX WTIMO WTIMO WTIMO			MODEM_DCLK #7	
BUSCX WTIMO WTIMO	D_CC0 #16	US1 CLK#5	1	PRS_CH8 #5
WTIMO		001_021(#0	MODEM_DIN #6	PRS_CH9 #4
	D_CC1 #14	US1_CS #4	MODEM_DOUT #5	ACMP0_O #7
10/TIMO	0_CC2 #12	US1_CTS #3	MODEM_ANT0 #4	ACMP1_O #7
VVIIIVIO	_CDTI0 #8	US1_RTS #2	MODEM_ANT1 #3	
WTIMO	_CDTI1 #6	LEU0_TX #7		
WTIMO	O_CDTI2 #4	LEU0_RX #6		
LETIMO	0_OUT0 #7	I2C0_SDA #7		
LETIMO	0_OUT1 #6	12C0_SCL #6		
PCNT	0_S0IN #7	X		
PCNT	0_S1IN #6			

Analog Timers Communication Radio Other	No.					
PB13 PB13 PB13 TIM0_CC1 #7 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI1 #4 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 US0_CTS #4 TIM1_CC1 #7 TIM1_CC2 #6 US1_TX #8 FRC_DOUT #7 FRC_DFRAME #6 MODEM_DLK #8 PRS_CH6 #8 PRS_CH6 #8 PRS_CH8 #6 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DGS_WO #1 GPIO_EM4WU9 TIM1_CCD #17 WTIM0_CDTI0 #9 WTIM0_CDTI0 #9 WTIM0_CDTI0 #8 LEU0_TX #8 LEU0_RX #7 LEU0_RX #7 LEU0_SDA #8 LETIM0_OUT0 #8 LEU0_SCL #7 PCNT0_S0IN #8 PCNT0_S1IN #7		Analog	Timers	Communication	Radio	Other
PB13 PB13 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 TIM1_CC3 #5 WTIM0_CDTI2 #3 WTIM0_CC1 #15 WTIM0_CC1 #15 WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 WTIM0_CDTI1 #7 WTIM0_CDTI1 #7 WTIM0_CDTI1 #7 LEU0_TX #8 LEU0_RTX #7 WTIM0_CDTI1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7 PS0_CLK #8 FRC_DCLK #8 FRC_DOUT #7 FRC_DFRAME #6 PRS_CH6 #8 PRS_CH6 #8 PRS_CH6 #8 PRS_CH6 #8 PRS_CH6 #8 PRS_CH6 #8 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9			TIM0_CC0 #8			
PB13 TIMO_CDTI0 #5 USO_RX #7 USO_CLK #6 TIMO_CDTI1 #4 USO_CLK #6 USO_CS #5 USO_CTS #4 USO_CTS #4 FRC_DCLK #8 FRC_DOUT #7 FRC_DFRAME #6 MODEM_DCLK #8 PRS_CH6 #8 PRS_CH6 #8 PRS_CH7 #7 PRS_CH8 #6 MODEM_DOUT #6 MODEM_DOUT #6 MODEM_ANTO #5 MODEM_ANTO #5 US1_RX #7 US1_CTS #4 WTIMO_CDTI0 #9 US1_RTS #3 WTIMO_CDTI1 #7 US1_CTS #4 US1_RTS #3 MODEM_ANTO #5 MODEM_AN			TIM0_CC1 #7			
PB13 BUSCY BUSCY BUSDX BUS	1		TIM0_CC2 #6	US0_TX #8		
PB13 BUSCY BUSDX BUS			TIM0_CDTI0 #5	US0_RX #7		
PB13 BUSCY BUSDX BUS			TIM0_CDTI1 #4	US0_CLK #6		
PB13 BUSCY BUSCY BUSDX BUS			TIM0_CDTI2 #3	US0_CS #5		CMIT CLKIO #0
PB13 BUSCY BUSCY BUSDX TIM1_CC2 #6 TIM1_CC3 #5 WTIM0_CC0 #17 WTIM0_CC1 #15 WTIM0_CC1 #15 WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 WTIM0_CDTI2 #5 LETIM0_OUT0 #8 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PRS_CH7 #7 FRC_DOUT #7 FRC_DFRAME #6 MODEM_DCLK #8 MODEM_DLK #8 MODEM_DIN #7 MODEM_DOUT #6 MODEM_ANT0 #5 MODEM_ANT1 #4 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9			TIM1_CC0 #8	US0_CTS #4	FRC_DCLK #8	
PB13 BUSCY BUSDX TIM1_CC3 #5 WTIM0_CC0 #17 WTIM0_CC1 #15 WTIM0_CC1 #15 WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 WTIM0_CDTI2 #5 LEU0_RX #7 WTIM0_OUT1 #7 PCNT0_S0IN #8 PRS_CH8 #6 MODEM_DCLK #8 MODEM_DIN #7 MODEM_DOUT #6 MODEM_ANT0 #5 MODEM_ANT1 #4 MODEM_ANT1 #4 PRS_CH8 #6 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9		\circ	TIM1_CC1 #7	US0_RTS #3	FRC_DOUT #7	
BUSCY BUSDX TIM1_CC3 #5 WTIM0_CC0 #17 WTIM0_CC1 #15 WTIM0_CC2 #13 WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PRS_CH9 #5 ACMP0_O #8 MODEM_DOUT #6 MODEM_DOUT #6 MODEM_DOUT #6 MODEM_DOUT #8 MODEM_DOUT #8 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9			TIM1_CC2 #6	US1_TX #8	FRC_DFRAME #6	
BUSDX WTIM0_CC0 #17 WTIM0_CC1 #15 WTIM0_CC1 #15 WTIM0_CC2 #13 WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 WTIM0_CDTI2 #5 LEU0_TX #8 LETIM0_OUT0 #8 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7 WTIM0_CC0 #17 US1_CLK #6 MODEM_DIN #7 MODEM_DOUT #6 MODEM_ANT0 #5 MODEM_ANT0 #5 MODEM_ANT1 #4 MODEM_ANT1 #4 MODEM_ANT1 #4 PCNT0_S0IN #8 MODEM_ANT0 #5 MODEM_ANT1 #4 MODEM_ANT0 #5 LEU0_TX #8 LEU0_TX #8 LEU0_TX #8 LEU0_TX #8 LEU0_CSCL #7 PCNT0_S0IN #8 PCNT0_S1IN #7	DD12	BUSCY	TIM1_CC3 #5	US1_RX #7	MODEM_DCLK #8	
WTIM0_CC1 #15 WTIM0_CC2 #13 WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 WTIM0_CDTI2 #5 LEU0_RX #7 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7	PBIS	BUSDX	WTIM0_CC0 #17	US1_CLK #6	MODEM_DIN #7	_
WTIM0_CC2 #13 WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 WTIM0_CDTI1 #7 WTIM0_CDTI2 #5 LEU0_TX #8 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7			WTIM0_CC1 #15	US1_CS #5	MODEM_DOUT #6	_
WTIM0_CDTI0 #9 WTIM0_CDTI1 #7 LEU0_TX #8 WTIM0_CDTI2 #5 LEU0_RX #7 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7			WTIM0_CC2 #13	US1_CTS #4	MODEM_ANT0 #5	
WTIM0_CDTI1 #7 WTIM0_CDTI2 #5 LEU0_RX #7 LETIM0_OUT0 #8 LETIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7			WTIM0_CDTI0 #9	US1_RTS #3	MODEM_ANT1 #4	
LETIM0_OUT0 #8			WTIM0_CDTI1 #7	LEU0_TX #8		GFIO_LIM4VVO9
LETIM0_OUT1 #7 12C0_SCL #7 PCNT0_S0IN #8 PCNT0_S1IN #7			WTIM0_CDTI2 #5	LEU0_RX #7		
PCNT0_S0IN #8 PCNT0_S1IN #7			LETIM0_OUT0 #8	I2C0_SDA #8		
PCNT0_S1IN #7			LETIM0_OUT1 #7	12C0_SCL #7		
PCNTO_S1IN #7			PCNT0_S0IN #8	X		
			PCNT0_S1IN #7	10.		

GPIO Name		Pin Alteri	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
		TIM0_CC0 #9			
		TIM0_CC1 #8			
1		TIM0_CC2 #7	US0_TX #9		
10x		TIM0_CDTI0 #6	US0_RX #8		
		TIM0_CDTI1 #5	US0_CLK #7		
		TIM0_CDTI2 #4	US0_CS #6		
)	TIM1_CC0 #9	US0_CTS #5	FRC_DCLK #9	CMIL CLICA #4
		TIM1_CC1 #8	US0_RTS #4	FRC_DOUT #8	CMU_CLK1 #1
	BUSDY	TIM1_CC2 #7	US1_TX #9	FRC_DFRAME #7	PRS_CH6 #9
DD14		TIM1_CC3 #6	US1_RX #8	MODEM_DCLK #9	PRS_CH7 #8
PB14	BUSCX LFXTAL_N	WTIM0_CC0 #18	US1_CLK #7	MODEM_DIN #8	PRS_CH8 #7
	LFATAL_N	WTIM0_CC1 #16	US1_CS #6	MODEM_DOUT #7	PRS_CH9 #6 ACMP0_O #9
		WTIM0_CC2 #14	US1_CTS #5	MODEM_ANT0 #6	ACMP1_O #9
		WTIM0_CDTI0 #10	US1_RTS #4	MODEM_ANT1 #5	ACIVIF I_O #9
		WTIM0_CDTI1 #8	LEU0_TX #9		
		WTIM0_CDTI2 #6	LEU0_RX #8		
		LETIM0_OUT0 #9	I2C0_SDA #9		
		LETIM0_OUT1 #8	12C0_SCL #8		
		PCNT0_S0IN #9	X		
		PCNT0_S1IN #8	10.		
					G

PB15 Analog Timers TIM0_CC0 #10 TIM0_CC1 #9 TIM0_CC2 #8 TIM0_CDTI0 #7 TIM0_CDTI1 #6 TIM0_CDTI1 #6 TIM0_CDTI2 #5 TIM1_CC0 #10 TIM1_CC0 #10 TIM1_CC1 #9 TIM1_CC2 #8 TIM1_CC3 #7 WTIM1_CC3 #7 WTIM0_CC0 #19 WTIM0_CC1 #17 WTIM0_CC1 #17 WTIM0_CC1 #17 WTIM0_CDTI0 #11 US1_CTS #6 WTIM0_CDTI0 #11 US1_CTS #6 WTIM0_CDTI0 #11 US1_CTS #6 WTIM0_CDTI0 #11 US1_CTS #6 WTIM0_CDTI1 #9 WTIM0_CDTI1 #9 LEU0_TX #10 LETIM0_OUT0 #10 LETIM0_OUT1 #9 DCNT0_CON_#40 TIM1_CC2 #8 US0_CX #9 US1_CTS #6 US	FRC_DCLK #10 FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7 MODEM_ANT1 #6	Other CMU_CLK0 #1 PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10 ACMP1_O #10
TIMO_CC1#9 TIMO_CC2#8 US0_TX#10 TIMO_CDTI0#7 US0_RX#9 TIMO_CDTI1#6 US0_CLK#8 TIMO_CDTI2#5 US0_CS#7 TIM1_CC0#10 US0_CTS#6 TIM1_CC1#9 US0_RTS#5 TIM1_CC2#8 US1_TX#10 US1_RX#9 WTIM0_CC0#19 US1_CLK#8 US1_CK#8 US1_TX#10 US1_CS#7 WTIM0_CC0#19 US1_CLK#8 US1_CS#7 WTIM0_CC2#15 US1_CTS#6 WTIM0_CDTI0#11 US1_RX#9 US1_CTS#6 WTIM0_CDTI0#11 US1_RTS#5 LEU0_RX#9 LEU0_RX#9 LETIM0_OUT0#10 LETIM0_OUT1#9 I2C0_SCL#9	FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIMO_CC2 #8 TIMO_CDTI0 #7 TIMO_CDTI1 #6 TIMO_CDTI1 #6 TIMO_CDTI2 #5 TIM1_CC0 #10 TIM1_CC1 #9 TIM1_CC1 #9 TIM1_CC2 #8 TIM1_CC3 #7 WTIM0_CC0 #19 US0_CTS #6 US0_CTS #6 US1_TX #10 US1_TX #10 US1_CLK #8 US1_CTS #6 US1_CD #11 US1_CS #7 US1_CTS #6 US1_CTS #6 US1_CTS #6 US1_CTS #6 US1_CTS #6 US1_CLK #8 US1_CTS #6 U	FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIMO_CDTI0 #7 TIMO_CDTI1 #6 TIMO_CDTI1 #6 TIMO_CDTI2 #5 TIM1_CC0 #10 TIM1_CC1 #9 TIM1_CC1 #9 TIM1_CC2 #8 TIM1_CC3 #7 WTIM0_CD11 #0 US0_CTS #6 US0_CTS #6 TIM1_CC1 #9 US0_RTS #5 US1_TX #10 US1_RX #9 US1_RX #9 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CS #7 WTIM0_CC0 #19 US1_CS #7 WTIM0_CC2 #15 US1_CTS #6 WTIM0_CDTI0 #11 US1_RTS #5 US1_RTS #5 US1_CTS #6 US1_CTS #7 US1_CTS #6 US1_CTS #6 US1_CDTI0 #11 US1_RTS #5 US1_CTS #6 US1_CTS #6 US1_CS #7 US1	FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIM1_CC0 #10 TIM1_CC1 #9 US0_RTS #5 TIM1_CC2 #8 TIM1_CC3 #7 US1_RX #9 US1_RX #9 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CS #7 WTIM0_CC1 #17 US1_CS #7 WTIM0_CC2 #15 US1_CTS #6 WTIM0_CDTI0 #11 US1_RTS #5 LEU0_TX #10 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CTS #6 US1_CTS #6 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CS #7 US1_CS #7 US1_CS #7 US1_CS #7 US1_CTS #6 US1_CS #7	FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIM1_CC0 #10 TIM1_CC1 #9 US0_RTS #5 TIM1_CC2 #8 US1_TX #10 US1_RX #9 US1_RX #9 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CS #7 WTIM0_CC1 #17 US1_CS #7 WTIM0_CC2 #15 US1_CTS #6 WTIM0_CDTI0 #11 US1_RTS #5 LEU0_TX #10 US1_CS #7 US1_CTS #6 US1_CTS #8 US1_CLK	FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIM1_CC0 #10 TIM1_CC1 #9 US0_RTS #5 TIM1_CC2 #8 US1_TX #10 US1_RX #9 US1_RX #9 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CS #7 US1_CS #7 US1_CTS #6 WTIM0_CC1 #17 US1_CTS #6 WTIM0_CDTI0 #11 US1_RTS #5 LEU0_TX #10 US1_CTS #6 US1_CTS #7 US1_CS #7 US1_CTS #6 US1_CTS #6 US1_CTS #8 US1_CLK #8 US1_CS #7 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CTS #6 US1_CLK #8 U	FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIM1_CC0 #10 TIM1_CC1 #9 US0_RTS #5 TIM1_CC2 #8 US1_TX #10 US1_RX #9 US1_RX #9 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CS #7 US1_CS #7 US1_CTS #6 WTIM0_CC1 #17 US1_CTS #6 WTIM0_CDTI0 #11 US1_RTS #5 LEU0_TX #10 US1_CTS #6 US1_CTS #7 US1_CS #7 US1_CTS #6 US1_CTS #6 US1_CTS #8 US1_CLK #8 US1_CS #7 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CTS #6 US1_CLK #8 U	FRC_DOUT #9 FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIM1_CC2 #8 BUSCY BUSDX LFXTAL_P WTIM0_CC0 #19 WTIM0_CC1 #17 WTIM0_CC2 #15 WTIM0_CDTI0 #11 WTIM0_CDTI1 #9 LEU0_TX #10 LETIM0_OUT0 #10 LETIM0_OUT1 #9 US1_TX #10 US1_CLK #8 US1_CK #8 US1_TX #10 US1_CS #7 US1_CTS #6 US1_CTS #6 US1_CTS #6 US1_CTS #6 US1_CK #8 US1_TX #10 US1_CLK #8 US1_CLK #	FRC_DFRAME #8 MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH6 #10 PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
BUSCY BUSDX LFXTAL_P WTIM0_CC0 #19 WTIM0_CC1 #17 WTIM0_CC2 #15 WTIM0_CDTI0 #11 WTIM0_CDTI1 #9 LEU0_TX #10 LETIM0_OUT0 #10 LETIM0_OUT1 #9 US1_RX #9 US1_CLK #8 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CS #7 US1_CLK #8 US1_CK #8 US1_CS #7 US1_CLK #8 US1_CS #7	MODEM_DCLK #10 MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH7 #9 PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
TIM1_CC3 #7 WTIM0_CC0 #19 US1_CLK #8 US1_CLK #8 US1_CS #7 WTIM0_CC1 #17 US1_CTS #6 WTIM0_CDTI0 #11 US1_RTS #5 WTIM0_CDTI1 #9 LEU0_TX #10 LETIM0_OUT0 #10 LETIM0_OUT1 #9 US1_CK #8 US1_CK #8 US1_CS #7 US1_CTS #6 US1_CS #7 US1_CS #7 US1_CK #8 US1_CK #8 US1_CS #7 US1_CS #7 US1_CK #8 US1_CS #7 US1_CS #7 US1_CK #8 US1_CS #7	MODEM_DIN #9 MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH8 #8 PRS_CH9 #7 ACMP0_O #10
WTIMO_CC0 #19 WTIMO_CC1 #17 US1_CLK #8 US1_CS #7 WTIMO_CC2 #15 US1_CTS #6 WTIMO_CDTI0 #11 US1_RTS #5 WTIMO_CDTI1 #9 LEU0_TX #10 WTIMO_CDTI2 #7 LEU0_RX #9 LETIMO_OUT0 #10 LETIMO_OUT1 #9 US1_CLK #8 US1_CLK #8 US1_CLK #8 US1_CS #7 US1_CS #7 US1_CTS #6 US1_CS #7 U	MODEM_DOUT #8 MODEM_ANT0 #7	PRS_CH9 #7 ACMP0_O #10
WTIM0_CC1 #17 WTIM0_CC2 #15 US1_CTS #6 WTIM0_CDTI0 #11 US1_RTS #5 WTIM0_CDTI1 #9 LEU0_TX #10 WTIM0_CDTI2 #7 LEU0_RX #9 LETIM0_OUT0 #10 LETIM0_OUT1 #9 I2C0_SCL #9	MODEM_ANT0 #7	ACMP0_O #10
WTIM0_CDTI0 #11 US1_RTS #5 WTIM0_CDTI1 #9 LEU0_TX #10 WTIM0_GDTI2 #7 LEU0_RX #9 LETIM0_OUT0 #10 I2C0_SDA #10 LETIM0_OUT1 #9 I2C0_SCL #9		_
WTIM0_CDTI1 #9 LEU0_TX #10 WTIM0_CDTI2 #7 LEU0_RX #9 LETIM0_OUT0 #10 I2C0_SDA #10 LETIM0_OUT1 #9 I2C0_SCL #9	MODEM_ANT1 #6	ACIVIF I_O #10
WTIM0_CDTI2 #7 LEU0_RX #9 LETIM0_OUT0 #10 I2C0_SDA #10 LETIM0_OUT1 #9 I2C0_SCL #9		
LETIM0_OUT0 #10 I2C0_SDA #10 LETIM0_OUT1 #9 I2C0_SCL #9		
LETIM0_OUT1 #9 12C0_SCL #9		
DONITO COINI #40		
PCNT0_S0IN #10		
PCNT0_S1IN #9		

GPIO Name		Pin Alteri	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
		TIM0_CC0 #11			
		TIM0_CC1 #10			
1		TIM0_CC2 #9	US0_TX #11		
VOX.		TIM0_CDTI0 #8	US0_RX #10		
		TIM0_CDTI1 #7	US0_CLK #9		
		TIM0_CDTI2 #6	US0_CS #8		
)	TIM1_CC0 #11	US0_CTS #7	FRC_DCLK #11	CMU_CLK0 #2
		TIM1_CC1 #10	US0_RTS #6	FRC_DOUT #10	CMU_CLKI0 #2
		TIM1_CC2 #9	US1_TX #11	FRC_DFRAME #9	PRS_CH0 #8
PC6	BUSBY	TIM1_CC3 #8	US1_RX #10	MODEM_DCLK #11	PRS_CH9 #11
PC6	BUSAX	WTIM0_CC0 #26	US1_CLK #9	MODEM_DIN #10	PRS_CH10 #0
		WTIM0_CC1 #24	US1_CS #8	MODEM_DOUT #9	PRS_CH11 #5
		WTIM0_CC2 #22	US1_CTS #7	MODEM_ANT0 #8	ACMP0_O #11
		WTIM0_CDTI0 #18	US1_RTS #6	MODEM_ANT1 #7	ACMP1_O #11
		WTIM0_CDTI1 #16	LEU0_TX #11		
		WTIM0_CDTI2 #14	LEU0_RX #10		
		LETIMO_OUT0 #11	I2C0_SDA #11		
		LETIM0_OUT1 #10	I2C0_SCL #10		
		PCNT0_S0IN #11	X		
		PCNT0_S1IN #10	10.		

BUSAY TIM1_CC3 #9 US1_RX #11 MUS1_RX #11 US1_CLK #10 US1_CLK #10 US1_CS #9 MUS1_CTS #8 US1_CTS #9 US1_CTS #9 US1_CTS #9 US1_CTS #8 US1_CTS #9 US1_CTS #8 US1_CTS #9 US1_CTS #8 U	FRC_DCLK #12 FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9 MODEM_ANT1 #8	Other CMU_CLK1 #2 PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12 ACMP1_O #12
PC7 TIM0_CC1 #11	FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 TIM0_CC2 #10 TIM0_CDTI0 #9 TIM0_CDTI1 #8 TIM0_CDTI1 #8 US0_CLK #10 TIM0_CDTI2 #7 US0_CS #9 TIM1_CC0 #12 US0_CTS #8 TIM1_CC1 #11 US0_RTS #7 TIM1_CC2 #10 US1_TX #12 F BUSAY TIM1_CC3 #9 WTIM0_CC0 #27 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CC2 #23 WTIM0_CC2 #23 WTIM0_CDTI0 #19 WTIM0_CDTI0 #19 WTIM0_CDTI0 #19 US1_RTS #7 WTIM0_CDTI0 #19 US1_RTS #7 US1_CTS #8 I WTIM0_CDTI0 #19 US1_RTS #7 US1_CTS #8 I US1_C	FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 TIM0_CDTI0 #9 TIM0_CDTI1 #8 TIM0_CDTI2 #7 TIM1_CC0 #12 TIM1_CC1 #11 TIM1_CC2 #10 TIM1_CC3 #9 TIM1_CC1 #11 TIM1_CC1 #1 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #1 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #1 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #1 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #1 TIM1_CC1 #11 TIM1_CC1 #11 TIM1_CC1 #1 TIM1_CC1 #11 TIM1_CC1 #1 T	FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 BUSAY BUSAY TIM1_CC2 #10 TIM1_CC3 #9 WTIM0_CC0 #27 WTIM0_CC0 #27 WTIM0_CC1 #25 WTIM0_CC2 #23 WTIM0_CDTI0 #19 WTIM0_CDTI1 #17 LEU0_TX #12 WTIM0_CDTI2 #15 LETIM0_OUT0 #12 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 BUSAY BUSAY TIM1_CC2 #10 TIM1_CC3 #9 WTIM0_CC0 #27 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CC1 #29 WTIM0_CDTI0 #19 WTIM0_CDTI1 #17 LEU0_TX #12 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 BUSAY BUSAY TIM1_CC2 #10 TIM1_CC3 #9 WTIM0_CC0 #27 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CC1 #29 WTIM0_CDTI0 #19 WTIM0_CDTI1 #17 LEU0_TX #12 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 BUSAY BUSAY TIM1_CC2 #10 TIM1_CC3 #9 WTIM0_CC0 #27 WTIM0_CC1 #25 WTIM0_CC1 #25 WTIM0_CC2 #23 WTIM0_CDTI0 #19 WTIM0_CDTI1 #17 WTIM0_CDTI2 #15 LEU0_RX #11 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 BUSAY BUSAY TIM1_CC3 #9 WTIM0_CC0 #27 WTIM0_CC1 #25 WTIM0_CC2 #23 WTIM0_CDTI0 #19 WTIM0_CDTI1 #17 LEU0_TX #12 WTIM0_CDTI2 #15 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
BUSAY TIM1_CC3 #9 US1_RX #11 MUS1_CLK #10 US1_CLK #10 US1_CS #9 MUS1_CS #9 MUS1_CTS #8 US1_CTS #9 US1_CTS #9 US1_CTS #8 US1_CTS #9 US1_CTS #8 U	MODEM_DCLK #12 MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
PC7 BUSBX WTIM0_CC0 #27 US1_CLK #10 WTIM0_CC1 #25 US1_CS #9 WTIM0_CC2 #23 US1_CTS #8 I WTIM0_CDTI0 #19 US1_RTS #7 US1_RTS #7 LEU0_TX #12 WTIM0_CDTI2 #15 LEU0_RX #11 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	MODEM_DIN #11 MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12
BUSBX WTIM0_CC0 #27 US1_CLK #10 WTIM0_CC1 #25 US1_CS #9 M WTIM0_CC2 #23 US1_CTS #8 I WTIM0_CDTI0 #19 US1_RTS #7 I WTIM0_CDTI1 #17 LEU0_TX #12 WTIM0_CDTI2 #15 LEU0_RX #11 LETIM0_OUT0 #12 I2C0_SDA #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	MODEM_DOUT #10 MODEM_ANT0 #9	PRS_CH11 #0 ACMP0_O #12
WTIM0_CC2 #23 WTIM0_CDTI0 #19 US1_RTS #7 WTIM0_CDTI1 #17 LEU0_TX #12 WTIM0_CDTI2 #15 LEU0_RX #11 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11	MODEM_ANT0 #9	ACMP0_O #12
WTIM0_CDTI0 #19 WTIM0_CDTI1 #17 LEU0_TX #12 WTIM0_CDTI2 #15 LEU0_RX #11 LETIM0_OUT0 #12 LETIM0_OUT1 #11 PCNT0_S0IN #12 PCNT0_S1IN #11		
WTIM0_CDTI1 #17	MODEM_ANT1 #8	ACIVII 1_0 #12
WTIM0_CDTI2 #15		
LETIM0_OUT0 #12		
LETIM0_OUT1 #11		
PCNT0_S0IN #12 PCNT0_S1IN #11		
PCNT0_S1IN #11		
PCNT0_S1IN #11		

TIM1_CC2 #11 US1_TX #13 FRC_DFRAME #11 PRS_CH9 #13 BUSBY TIM1_CC3 #10 US1_RX #12 MODEM_DCLK #13 PRS_CH10 #2 BUSAX WTIM0_CC0 #28 US1_CLK #11 MODEM_DIN #12 PRS_CH11 #1 WTIM0_CC1 #26 US1_CS #10 MODEM_DOUT #11 ACMP0_O #13	Name	Pin Alteri	nate Functionality / Do	escription	
TIMO_CC1 #12 TIMO_CC2 #11 US0_TX #13 TIM0_CDTI0 #10 US0_RX #12 TIM0_CDTI1 #9 US0_CLK #11 TIM0_CDTI2 #8 US0_CS #10 TIM1_CC0 #13 US0_CTS #9 FRC_DCLK #13 TIM1_CC1 #12 US0_RTS #8 FRC_DOUT #12 PRS_CH0 #13 TIM1_CC2 #11 US1_TX #13 FRC_DFRAME #11 PRS_CH9 #13 PRS_CH10 #2 WTIM0_CC0 #28 WTIM0_CC0 #28 WTIM0_CC1 #26 US1_CLK #11 WTIM0_CC1 #26 US1_CS #10 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CDTI0 #20 WTIM0_CDTI0 #20 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT #13 LETIM0_OUT #13 LETIM0_OUT #13 LETIM0_OUT #13 LETIM0_OUT #14 PRS_CH0 #13 WTIM0_CDTI0 #20 WTIM0_CDTI0 #20 US1_RTS #8 MODEM_ANTO #10 ACMP1_O #13 LEU0_RX #12 LEU0_RX #12 LEU0_RX #12 LEU0_RX #12 LETIM0_OUT #13 LETIM0_OUT #14 PCNT0_SOIN #13 LETIM0_OUT #14 PRS_CH0 #13 LETIM0_OUT #14 PRS_CH0 #16 ACMP1_O #13 LETIM0_OUT #14 PCNT0_SOIN #13 LETIM0_OUT #14 PRS_CH0 #16 ACMP1_O #13 LETIM0_OUT #14 PRS_CH0 #16 ACMP1_O #13 LETIM0_OUT #16 LEU0_RX #12 LETIM0_OUT #16 LEU0_RX #12 LETIM0_OUT #17 LETIM0_OUT #17 PRS_CH0 #16 ACMP1_O #13 LETIM0_OUT #16 LEU0_RX #12 LETIM0_OUT #17 LETIM0_OUT #17 PRS_CH0 #16 ACMP1_O	Analog	Timers	Communication	Radio	Other
TIM0_CC2 #11 TIM0_CDTI0 #10 US0_RX #12 TIM0_CDTI1 #9 US0_CLK #11 TIM0_CDTI2 #8 US0_CS #10 TIM1_CC0 #13 US0_RTS #8 FRC_DCLK #13 TIM1_CC1 #12 US0_RTS #8 FRC_DFRAME #11 PRS_CH0 #13 BUSBY TIM1_CC3 #10 WTIM0_CC0 #28 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CC2 #24 WTIM0_CC2 #24 WTIM0_CCDTI0 #20 WTIM0_CDTI0 #20 WTIM0_CDTI0 #18 LEU0_TX #13 LETIM0_OUT1 #14 LEU0_SDA #13 LETIM0_OUT1 #14 LEU0_SDA #13 LETIM0_OUT1 #14 LEU0_SCL #12 PCNT0_S0IN #13 TOUTS SOW, #14		TIM0_CC0 #13			
TIM0_CDTI0 #10 TIM0_CDTI1 #9 US0_CLK #11 TIM0_CDTI2 #8 US0_CS #10 TIM1_CC0 #13 US0_CTS #9 FRC_DCLK #13 TIM1_CC1 #12 US0_RTS #8 FRC_DOUT #12 PRS_CH0 #13 FRC_DFRAME #11 PRS_CH9 #13 BUSBY TIM1_CC3 #10 US1_RX #12 MODEM_DCLK #13 PRS_CH10 #2 WTIM0_CC1 #26 WTIM0_CC1 #26 WTIM0_CDTI0 #20 WTIM0_CDTI0 #20 WTIM0_CDTI0 #20 WTIM0_CDTI2 #16 LEU0_RX #12 LEU0_RX #12 PRS_CH12 PRS_CH10 #13 MODEM_ANT0 #10 MODEM_ANT1 #9 MODEM_ANT1 #9 WTIM0_CDTI2 #16 LEU0_RX #12 LEU0_RX #12 LETIM0_OUT1 #12 PCNT0_S0IN #13 PRS_CH0 #10 PRS_CH0 #10 PRS_CH0 #10 PRS_CH0 #10 MODEM_DCLK #13 MODEM_DCLK #13 MODEM_ANT0 #10 MODEM_ANT1 #9 MODEM_ANT1 #9		TIM0_CC1 #12			
TIM0_CDTI1 #9 TIM0_CDTI2 #8 US0_CS #10 TIM1_CC0 #13 US0_CTS #9 FRC_DCLK #13 TIM1_CC1 #12 US0_RTS #8 FRC_DOUT #12 PRS_CH0 #10 PRS_CH10 #20 US1_RX #12 WTIM0_CC1 #26 US1_CLK #11 WTIM0_CDTI0 #20 US1_RTS #8 WTIM0_CDTI0 #20 WTIM0_CDTI1 #18 US1_RTS #8 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT1 #12 PCNT0_S0IN #13 TOWNS OF WIND CS #10 US0_CS #10 MODEM_ANT1 #9 MODEM_ANT1 #9 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT1 #12 PCNT0_S0IN #13		TIM0_CC2 #11	US0_TX #13		
TIM0_CDTI2 #8 TIM1_CC0 #13 TIM1_CC1 #12 TIM1_CC2 #11 US0_RTS #8 FRC_DOUT #12 PRS_CH0 #13 PRS_CH9 #13 PRS_CH9 #13 PRS_CH10 #20 WTIM0_CDTI0 #20 WTIM0_CDT12 #16 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PCNT0_S0IN #13 TIM1_CC2 #10 US0_RTS #8 FRC_DOUT #12 PRS_CH0 #10 PRS_CH9 #13 PRS_CH10 #20 PRS_CH11 #1 ACMP0_O #13 ACMP1_O #13 PRS_CH10 #20 WS1_RTS #8 WODEM_DOUT #11 ACMP0_O #13 ACMP1_O #13		TIM0_CDTI0 #10	US0_RX #12		
BUSBY TIM1_CC3 #10 BUSAX WTIM0_CC1 #26 WTIM0_CC2 #24 WTIM0_CC1 #26 WTIM0_CDTI0 #20 WTIM0_CDTI0 #18 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PRS_CH0 #10 PRS_CH0 #10 PRS_CH0 #10 PRS_CH0 #10 PRS_CH0 #10 PRS_CH10 #20 PRS_CH10 #20 WS1_RTS #8 MODEM_DCLK #13 MODEM_DOUT #11 ACMP0_O #13 ACMP1_O #13 ACMP1_O #13 ACMP1_O #13 LETIM0_OUT0 #13 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PCNT0_S0IN #13	*	TIM0_CDTI1 #9	US0_CLK #11		
BUSBY TIM1_CC3 #10 US1_RX #12 FRC_DOUT #12 PRS_CH0 #10 BUSBY TIM1_CC3 #10 US1_RX #12 MODEM_DCLK #13 PRS_CH10 #2 WTIM0_CC0 #28 US1_CLK #11 MODEM_DIN #12 PRS_CH11 #1 WTIM0_CC1 #26 US1_CS #10 MODEM_DOUT #11 ACMP0_O #13 WTIM0_CC2 #24 US1_CTS #9 MODEM_ANTO #10 ACMP1_O #13 WTIM0_CDTI0 #20 US1_RTS #8 MODEM_ANT1 #9 WTIM0_CDTI1 #18 LEU0_TX #13 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PRS_CH0 #10 PRS_C		TIM0_CDTI2 #8	US0_CS #10		
BUSBY TIM1_CC3 #11 BUSBY TIM1_CC3 #10 WTIM0_CC0 #28 WTIM0_CC1 #26 WTIM0_CC2 #24 WTIM0_CC1 #26 WTIM0_CDTI0 #20 WTIM0_CDTI1 #18 WTIM0_CDTI2 #16 LETIM0_OUT1 #12 PRS_CH9 #13 PRS_CH9 #13 PRS_CH10 #2 PRS_CH10 #2 PRS_CH11 #1 MODEM_DOUT #11 ACMP0_O #13 ACMP1_O #13 MODEM_ANT0 #10 MODEM_ANT1 #9 MODEM_ANT1 #13 LETIMO_OUT1 #12 PCNT0_SOIN #13		TIM1_CC0 #13	US0_CTS #9	FRC_DCLK #13	
BUSBY BUSAX TIM1_CC3 #10 WTIM0_CC0 #28 WTIM0_CC1 #26 WTIM0_CC2 #24 WTIM0_CC2 #24 WTIM0_CDTI0 #20 WTIM0_CDTI1 #18 WTIM0_CDTI2 #16 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PRS_CH10 #2 MODEM_DIN #12 PRS_CH11 #1 MODEM_DOUT #11 ACMP0_O #13 ACMP1_O #13 ACMP1_O #13 ACMP1_O #13 LEU0_TX #13 LEU0_RX #12 LETIM0_OUT0 #13 LETIM0_OUT1 #12 PCNT0_S0IN #13 PRS_CH10 #2 MODEM_DOLK #13 MODEM_DOLK #13 ACMP1_O #13		TIM1_CC1 #12	US0_RTS #8	FRC_DOUT #12	PRS_CH0 #10
BUSAX WTIM0_CC0 #28 US1_CLK #11 MODEM_DIN #12 PRS_CH11 #1 WTIM0_CC1 #26 US1_CS #10 MODEM_DOUT #11 ACMP0_O #13 WTIM0_CC2 #24 US1_CTS #9 MODEM_ANT0 #10 ACMP1_O #13 WTIM0_CDTI0 #20 US1_RTS #8 MODEM_ANT1 #9 WTIM0_CDTI1 #18 LEU0_TX #13 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT0 #13 LEC0_SDA #13 LETIM0_OUT1 #12 PCNT0_S0IN #13		TIM1_CC2 #11	US1_TX #13	FRC_DFRAME #11	PRS_CH9 #13
BUSAX WTIM0_CC0 #28 US1_CLK #11 MODEM_DIN #12 PRS_CH11 #1 WTIM0_CC1 #26 US1_CS #10 MODEM_DOUT #11 ACMP0_O #13 WTIM0_CC2 #24 US1_CTS #9 MODEM_ANTO #10 ACMP1_O #13 WTIM0_CDTI0 #20 US1_RTS #8 MODEM_ANT1 #9 WTIM0_CDTI1 #18 LEU0_TX #13 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT0 #13 I2C0_SDA #13 LETIM0_OUT1 #12 PCNT0_S0IN #13	BUSBY	TIM1_CC3 #10	US1_RX #12	MODEM_DCLK #13	PRS_CH10 #2
WTIM0_CC2 #24 US1_CTS #9 MODEM_ANT0 #10 ACMP1_O #13 WTIM0_CDTI0 #20 US1_RTS #8 MODEM_ANT1 #9 WTIM0_CDTI1 #18 LEU0_TX #13 WTIM0_CDTI2 #16 LEU0_RX #12 LETIM0_OUT0 #13 I2C0_SDA #13 LETIM0_OUT1 #12 PCNT0_S0IN #13	BUSAX	WTIM0_CC0 #28	US1_CLK #11	MODEM_DIN #12	PRS_CH11 #1
WTIM0_CDTI0 #20		WTIM0_CC1 #26	US1_CS #10	MODEM_DOUT #11	ACMP0_O #13
WTIM0_CDTI1 #18		WTIM0_CC2 #24	US1_CTS #9	MODEM_ANT0 #10	ACMP1_O #13
WTIM0_CDTI2 #16		WTIM0_CDTI0 #20	US1_RTS #8	MODEM_ANT1 #9	
LETIM0_OUT0 #13 I2C0_SDA #13 LETIM0_OUT1 #12 I2C0_SCL #12 PCNT0_S0IN #13 I2C0_SCL #12 I2C0_SCL #12		WTIM0_CDTI1 #18	LEU0_TX #13		
LETIM0_OUT1 #12 I2C0_SCL #12 PCNT0_S0IN #13 DOUTE 0.000 #15		WTIM0_CDTI2 #16	LEU0_RX #12		
PCNT0_S0IN #13		LETIM0_OUT0 #13	I2C0_SDA #13		
70.170 0.111 1/10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		LETIM0_OUT1 #12	I2C0_SCL #12		
PCNT0_S1IN #12		PCNT0_S0IN #13	X		
		PCNT0_S1IN #12			

Timers Communication Radio Other TIM0_CC0#14 TIM0_CC1#13 TIM0_CC2#12 US0_TX#14 TIM0_CDT10#11 US0_CLK#12 TIM0_CDT11#10 US0_CLK#12 TIM0_CDT12#9 TIM1_CC0#14 TIM1_CC1#13 TIM1_CC1#13 TIM1_CC2#12 US0_TS#10 FRC_DCLK#14 FRC_DCLK#14 FRC_DCUK#14 FRC_DCUK#14 FRC_DCUK#14 TIM1_CC1#13 TIM1_CC2#12 US1_TX#14 FRC_DFRAME#12 PRS_CH9 WTIM0_CC3#11 US1_RX#13 MODEM_DCLK#14 PRS_CH1 WTIM0_CC1#27 WTIM0_CC1#27 WTIM0_CC1#27 WTIM0_CDT10#21 US1_CTS#10 MODEM_ANT0#11 ACMP1_C US1_RTS#9 MODEM_ANT1#10 MODEM_ANT1#10 LEU0_TX#14 LEU0_RX#13 LC0_SDA#14 LETIM0_OUT1#13 PCNT0_S1IN#13
TIM0_CC1 #13 TIM0_CC2 #12 US0_TX #14 TIM0_CDTI0 #11 US0_RX #13 TIM0_CDTI1 #10 US0_CLK #12 TIM0_CDTI1 #10 US0_CS #11 TIM1_CC0 #14 US0_CTS #10 FRC_DCLK #14 TIM1_CC1 #13 US0_RTS #9 FRC_DOUT #13 PRS_CH0 FRC_DFRAME #12 PRS_CH1 WTIM0_CC2 #12 US1_TX #14 FRC_DFRAME #12 PRS_CH1 WTIM0_CC0 #29 US1_CLK #12 WTIM0_CC1 #27 WTIM0_CC1 #27 WTIM0_CDT10 #21 WTIM0_CDT10 #21 WTIM0_CDT10 #21 US1_RTS #9 WTIM0_CDT12 #17 LETIM0_OUT0 #14 LEU0_RX #13 PCNT0_S0IN #14 PRS_CL #13 PCNT0_S0IN #14
TIMO_CC2 #12 ### TIMO_CDTIO #11 ### TIMO_CDTIO #14 ### TIMO_CDTIO #14 ### TIMO_CDTIO #19 ### TIMO_CDTIO #19 ### TIMO_CDTIO #19 ### TIMO_CDTIO #14 ### TIMO_CDTIO #19 ### TIMO_CC1 #13 ### TIMO_CC1 #14 ### TIMO_CC1 #13 ### TIMO_CC1 #14 ### TIMO_CC1 #13 ### TIMO_CC1 #14 ### TIMO_CC1 #13 ### TIMO_CC1 #14 ### TIMO_CC1 #13 ### TIMO_CC1 #14 ### TI
TIM0_CDTI0 #11 TIM0_CDTI1 #10 US0_CLK #12 TIM0_CDTI2 #9 US0_CS #11 TIM1_CC0 #14 TIM1_CC1 #13 TIM1_CC1 #13 TIM1_CC2 #12 US1_TX #14 BUSAY BUSAY TIM1_CC3 #11 WTIM0_CC1 #27 WTIM0_CC1 #25 WTIM0_CDTI0 #21 WTIM0_CDTI2 #17 LEU0_TX #13 PCNT0_SOIN #14 US0_CTS #10 FRC_DCLK #14 FRC_DDTK #14 FRC_DFRAME #12 PRS_CH0 FRC_DOUT #13 PRS_CH0 FRC_DOUT #13 PRS_CH0 MODEM_DCLK #14 PRS_CH1 MODEM_DIN #13 PRS_CH1 MODEM_DOUT #12 ACMP0_C MODEM_ANT0 #11 MODEM_ANT1 #10
TIM0_CDTI1 #10 TIM0_CDTI2 #9 TIM0_CDTI2 #9 TIM1_CC0 #14 TIM1_CC1 #13 TIM1_CC1 #13 TIM1_CC2 #12 TIM1_CC2 #12 TIM1_CC3 #11 TIM1_CC2 #12 TIM1_CC3 #11 TIM1_CC3 #11 TIM1_CC2 #12 TIM1_CC3 #11 TIM1_CC1 #13 TIM1_CC1 #14 TIM1_CC1 #13 TIM1_CC1 #14 TIM1_C1
TIM0_CDTI2 #9 TIM1_CC0 #14 TIM1_CC0 #14 TIM1_CC1 #13 US0_CTS #10 TIM1_CC2 #12 US1_TX #14 BUSAY TIM1_CC3 #11 US1_RX #13 MODEM_DCLK #14 PRS_CH1 WTIM0_CC0 #29 WTIM0_CC1 #27 WTIM0_CC2 #25 WTIM0_CDTI0 #21 WTIM0_CDTI0 #21 WTIM0_CDTI0 #21 US1_RX #13 LETIM0_OUT0 #14 LETIM0_OUT0 #14 LETIM0_OUT0 #14 DOUTT #17 DOUTT
TIM1_CC0 #14 TIM1_CC1 #13 US0_CTS #10 FRC_DCLK #14 FRC_DOUT #13 PRS_CH0 FRC_DFRAME #12 PRS_CH0 PRS_CH1 MODEM_DCLK #14 PRS_CH1 WTIM0_CC0 #29 US1_CLK #12 WTIM0_CC1 #27 US1_CS #11 MODEM_DOUT #12 ACMP0_C WTIM0_CC2 #25 US1_CTS #10 MODEM_ANT0 #11 ACMP1_C WTIM0_CDTI0 #21 US1_RTS #9 MODEM_ANT1 #10 WTIM0_CDTI1 #19 LEU0_TX #14 WTIM0_CDTI2 #17 LEU0_RX #13 LETIM0_OUT0 #14 LETIM0_OUT0 #14 LETIM0_OUT1 #13 PCNT0_S0IN #14
TIM1_CC1 #13
BUSAY TIM1_CC3 #11 US1_RX #13 MODEM_DCLK #14 PRS_CH1 BUSBX WTIM0_CC0 #29 US1_CLK #12 MODEM_DIN #13 PRS_CH1 WTIM0_CC1 #27 US1_CS #11 MODEM_DOUT #12 ACMP0_C WTIM0_CC2 #25 US1_CTS #10 MODEM_ANT0 #11 ACMP1_C WTIM0_CDTI0 #21 US1_RTS #9 MODEM_ANT1 #10 WTIM0_CDTI1 #19 LEU0_TX #14 UTIM0_CDTI2 #17 LEU0_RX #13 LETIM0_OUT0 #14 LETIM0_OUT1 #13 PCNT0_S0IN #14
BUSAY BUSBX TIM1_CC3 #11 US1_RX #13 MODEM_DCLK #14 PRS_CH1 PRS_CH1 PRS_CH1 WTIM0_CC1 #27 WTIM0_CC2 #25 WTIM0_CDTI0 #21 WTIM0_CDTI2 #17 LETIM0_OUT0 #14 LETIM0_OUT0 #14 LETIM0_OUT1 #13 PCNT0_S0IN #14 PRS_CH1 MODEM_DOUK #14 PRS_CH1 MODEM_DOUT #12 ACMP0_C ACMP1_C MODEM_ANT0 #11 MODEM_ANT1 #10 PRS_CH1 PRS_CH1 PRS_CH1 ACMP0_C ACMP0_C ACMP1_C
BUSBX WTIM0_CC0 #29 US1_CLK #12 MODEM_DIN #13 PRS_CH1 WTIM0_CC1 #27 US1_CS #11 MODEM_DOUT #12 ACMP0_C WTIM0_CC2 #25 US1_CTS #10 MODEM_ANT0 #11 ACMP1_C WTIM0_CDTI0 #21 US1_RTS #9 MODEM_ANT1 #10 WTIM0_CDTI1 #19 LEU0_TX #14 WTIM0_CDTI2 #17 LEU0_RX #13 LETIM0_OUT0 #14 LEC0_SDA #14 LETIM0_OUT1 #13 PCNT0_S0IN #14
BUSBX WTIM0_CC0 #29 US1_CLK #12 MODEM_DIN #13 PRS_CH1 WTIM0_CC1 #27 US1_CS #11 MODEM_DOUT #12 ACMP0_C WTIM0_CC2 #25 US1_CTS #10 MODEM_ANTO #11 ACMP1_C WTIM0_CDTI0 #21 US1_RTS #9 MODEM_ANT1 #10 WTIM0_CDTI1 #19 LEU0_TX #14 WTIM0_CDTI2 #17 LEU0_RX #13 LETIM0_OUT0 #14 I2C0_SDA #14 LETIM0_OUT1 #13 PCNT0_S0IN #14
WTIM0_CC2 #25
WTIM0_CDTI0 #21
WTIM0_CDTI1 #19
WTIM0_CDTI2 #17
LETIM0_OUT0 #14
LETIM0_OUT1 #13 I2C0_SCL #13 PCNT0_S0IN #14 DON'ES OUT WAS
PCNT0_S0IN #14
PCNT0_S1IN #13
PCNIO_S1IN#13

TIM1_CC1 #14 US0_RTS #10 FRC_DOUT #14 PRS_CH0 #1 TIM1_CC2 #13 US1_TX #15 FRC_DFRAME #13 PRS_CH9 #1 BUSBY TIM1_CC3 #12 US1_RX #14 MODEM_DCLK #15 PRS_CH10 # WTIM0_CC0 #30 US1_CLK #13 MODEM_DIN #14 PRS_CH11 # WTIM0_CC1 #28 US1_CS #12 MODEM_DOUT #13 ACMP0_O #1 WTIM0_CC2 #26 US1_CTS #11 MODEM_ANT0 #12 ACMP1_O #1	Name Name	Pin Alteri	nate Functionality / D	escription	
TIMO_CC1 #14 TIMO_CC2 #13 USO_TX #15 TIMO_CDTI0 #12 USO_CK #13 TIMO_CDTI1 #11 USO_CK #13 TIMO_CDTI2 #10 USO_CS #12 TIM1_CC0 #15 USO_CTS #11 FRC_DCLK #15 CMU_CLK1 #15 TIM1_CC1 #14 USO_RTS #10 FRC_DOUT #14 PRS_CH0 #1 TIM1_CC2 #13 US1_TX #15 FRC_DFRAME #13 PRS_CH9 #1 PRS_CH0 #1 PRS_CH0 #1 PRS_CH10 # PRS_CH11 # MODEM_DIN #14 ACMP1_O # WTIMO_CC1 #28 US1_CTS #11 MODEM_ANTO #12 ACMP1_O # WTIMO_CDTI0 #22 WTIMO_CDTI0 #22 WTIMO_CDTI1 #20 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WU US1_MC = US1_CTS #14 LEUO_RX #14 LETIMO_OUT1 #14 LETIMO_OUT1 #14 PCNT0_S0IN #15 DEVICE OUN #15	Analog	Timers	Communication	Radio	Other
TIM0_CC2 #13 TIM0_CDTI0 #12 US0_RX #14 TIM0_CDTI1 #11 US0_CLK #13 TIM0_CDTI2 #10 US0_CS #12 TIM1_CC0 #15 US0_CTS #11 FRC_DCLK #15 CMU_CLK1 # TIM1_CC1 #14 US0_RTS #10 FRC_DOUT #14 PRS_CH0 #1 TIM1_CC2 #13 US1_TX #15 FRC_DFRAME #13 PRS_CH0 #1 FRC_DOUT #14 PRS_CH0 #1 FRC_DOUT #14 PRS_CH0 #1 PRS_CH0 #1 PRS_CH10 # PRS_CH10 # PRS_CH10 # PRS_CH11 # MODEM_DIN #14 PRS_CH11 # WTIM0_CC1 #28 US1_CLK #13 MODEM_DOUT #13 ACMP0_0 # WTIM0_CC2 #26 US1_CTS #11 MODEM_ANT0 #12 ACMP1_0 # WTIM0_CDTI0 #22 US1_RTS #10 WTIM0_CDTI0 #22 US1_RTS #10 WTIM0_CDTI0 #22 US1_RTS #10 WTIM0_CDTI0 #21 US1_RTS #10 WTIM0_CDTI0 #22 US1_RTS #10 WTIM0_CDTI0 #21 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WU US1_CO_SDA #15 LETIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_S0IN #15		TIM0_CC0 #15			
TIM0_CDTI0 #12 TIM0_CDTI1 #11 TIM0_CDTI1 #11 TIM0_CDTI2 #10 TIM1_CC0 #15 TIM1_CC0 #15 TIM1_CC1 #14 TIM1_CC1 #14 TIM1_CC2 #13 TIM1_CC2 #13 TIM1_CC2 #13 TIM1_CC3 #12 TIM1_CC3 #12 TIM1_CC3 #12 TIM1_CC3 #12 TIM1_CC3 #12 TIM1_CC3 #14 TIM1_CC3 #12 TIM1_CC3 #14 TIM1_CC3 #15 TIM1_CC3 #15 TIM1_CC3 #12 TIM1_CC3 #13 TIM1_CC3 #14 TIM1_CC1 #15 TIM1_CC1 #		TIM0_CC1 #14			
TIM0_CDTI1 #11 TIM0_CDTI2 #10 US0_CS #12 TIM1_CC0 #15 US0_CTS #11 FRC_DCLK #15 CMU_CLK1 #14 TIM1_CC1 #14 US0_RTS #10 FRC_DOUT #14 PRS_CH0 #15 FRC_DFRAME #13 PRS_CH9 #1 BUSAX WTIM0_CC0 #30 WTIM0_CC1 #28 WTIM0_CC1 #28 WTIM0_CC2 #26 WTIM0_CDTI0 #22 WTIM0_CDTI0 #22 WTIM0_CDTI1 #20 WTIM0_CDTI2 #18 LETIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_S0IN #15 PRC_DFRAME #13 PRS_CH0 #1 FRC_DFRAME #13 PRS_CH0 #1 MODEM_DCLK #15 PRS_CH10 # MODEM_DIN #14 PRS_CH11 # MODEM_DOUT #13 ACMP0_O #1 MODEM_ANT1 #11 GPIO_EM4WU WTIM0_CDTI2 #18 LEU0_RX #14 PCNT0_S0IN #15 PRO_CC #12 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WU WTIM0_CDTI2 #18 LEU0_RX #14 PCNT0_S0IN #15		TIM0_CC2 #13	US0_TX #15		
TIM0_CDTI2 #10 TIM1_CC0 #15 TIM1_CC1 #14 TIM1_CC1 #14 TIM1_CC2 #13 BUSBY TIM1_CC3 #12 WTIM0_CC0 #30 WTIM0_CC1 #28 WTIM0_CC1 #28 WTIM0_CDTI0 #22 WTIM0_CDTI0 #22 WTIM0_CDTI1 #20 WTIM0_CDTI1 #20 WTIM0_CDT12 #18 LETIM0_OUT1 #14 PCNT0_S0IN #15 TIM1_CC2 #12 US0_CTS #11 FRC_DCLK #15 FRC_DDUT #14 PRS_CH0 #1 FRC_DFRAME #13 PRS_CH9 #1 MODEM_DCLK #15 PRS_CH10 #1 MODEM_DIN #14 PRS_CH11 #1 MODEM_ANT0 #12 ACMP1_O #1 MODEM_ANT1 #11 GPIO_EM4WL WTIM0_CDTI1 #20 LEU0_TX #15 LETIM0_OUT0 #15 LEC0_SDA #15 LETIM0_OUT1 #14 PCNT0_SOIN #15		TIM0_CDTI0 #12	US0_RX #14		
TIM1_CC0 #15 TIM1_CC1 #14 TIM1_CC2 #13 BUSBY TIM1_CC3 #12 WTIM0_CC0 #30 WTIM0_CC1 #28 WTIM0_CC2 #26 WTIM0_CDTI0 #22 WTIM0_CDTI1 #20 WTIM0_CDTI2 #18 LETIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_S0IN #15 TIM1_CC0 #15 US0_CTS #11 FRC_DCLK #15 FRC_DOUT #14 PRS_CH0 #1 PRS_CH0 #1 PRS_CH0 #1 PRS_CH0 #1 PRS_CH0 #1 PRS_CH10 # PRS_CH10 # PRS_CH10 # PRS_CH11 # PRS_CH11 # ACMP0_O # MODEM_DOUT #13 ACMP0_O # MODEM_ANTO #12 MODEM_ANTO #12 GPIO_EM4WU WTIM0_CDTI0 #22 WTIM0_CDTI0 #25 LEU0_TX #15 LEU0_RX #14 PCNT0_S0IN #15 DENTO AUN #14 PCNT0_S0IN #15		TIM0_CDTI1 #11	US0_CLK #13		
TIM1_CC1 #14 TIM1_CC2 #13 US1_TX #15 FRC_DFRAME #13 PRS_CH0 #1		TIM0_CDTI2 #10	US0_CS #12		
BUSBY BUSBY TIM1_CC3 #12 BUSBY TIM1_CC3 #12 US1_RX #14 BUSBY TIM1_CC3 #12 US1_RX #14 DUS1_CLK #13 MODEM_DCLK #15 PRS_CH10 # MODEM_DIN #14 PRS_CH11 # MODEM_DOUT #13 ACMP0_O # MTIM0_CC1 #28 WTIM0_CC1 #22 WTIM0_CDTI0 #22 WTIM0_CDTI1 #20 WTIM0_CDTI2 #18 LEU0_RX #14 LETIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_SOIN #15 DONTO OUTN #15 DONTO OUTN #15		TIM1_CC0 #15	US0_CTS #11	FRC_DCLK #15	CMU_CLK1 #3
BUSBY TIM1_CC3 #12 US1_RX #14 MODEM_DCLK #15 PRS_CH10 # BUSAX WTIM0_CC0 #30 US1_CLK #13 MODEM_DIN #14 PRS_CH11 # WTIM0_CC1 #28 US1_CS #12 MODEM_DOUT #13 ACMP0_O #* WTIM0_CC2 #26 US1_CTS #11 MODEM_ANTO #12 ACMP1_O #* WTIM0_CDTI0 #22 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WL WTIM0_CDTI1 #20 LEU0_TX #15 WTIM0_CDTI2 #18 LEU0_RX #14 LETIM0_OUT0 #15 I2C0_SDA #15 LETIM0_OUT1 #14 PCNT0_S0IN #15		TIM1_CC1 #14	US0_RTS #10	FRC_DOUT #14	PRS_CH0 #12
BUSAX WTIM0_CC0 #30 US1_CLK #13 MODEM_DIN #14 PRS_CH11 # WTIM0_CC1 #28 US1_CS #12 MODEM_DOUT #13 ACMP0_O #* WTIM0_CC2 #26 US1_CTS #11 MODEM_ANTO #12 ACMP1_O #* WTIM0_CDTI0 #22 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WU WTIM0_CDTI1 #20 LEU0_TX #15 WTIM0_CDTI2 #18 LEU0_RX #14 LETIM0_OUT0 #15 12C0_SDA #15 LETIM0_OUT1 #14 PCNT0_S0IN #15		TIM1_CC2 #13	US1_TX #15	FRC_DFRAME #13	PRS_CH9 #15
BUSAX WTIM0_CC0 #30 US1_CLK #13 MODEM_DIN #14 PRS_CH11 # WTIM0_CC1 #28 US1_CS #12 MODEM_DOUT #13 ACMP0_O #* WTIM0_CC2 #26 US1_CTS #11 MODEM_ANTO #12 ACMP1_O #* WTIM0_CDTI0 #22 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WL WTIM0_CDTI1 #20 LEU0_TX #15 WTIM0_CDTI2 #18 LEU0_RX #14 LETIM0_OUT0 #15 I2C0_SDA #15 LETIM0_OUT1 #14 PCNT0_S0IN #15	BUSBY	TIM1_CC3 #12	US1_RX #14	MODEM_DCLK #15	PRS_CH10 #4
WTIM0_CC2 #26 US1_CTS #11 MODEM_ANT0 #12 ACMP1_O #7 WTIM0_CDTI0 #22 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WU WTIM0_CDTI1 #20 LEU0_TX #15 WTIM0_CDTI2 #18 LEU0_RX #14 LETIM0_OUT0 #15 I2C0_SDA #15 LETIM0_OUT1 #14 PCNT0_S0IN #15	BUSAX	WTIM0_CC0 #30	US1_CLK #13	MODEM_DIN #14	PRS_CH11 #3
WTIM0_CDTI0 #22 US1_RTS #10 MODEM_ANT1 #11 GPIO_EM4WU WTIM0_CDTI1 #20 LEU0_TX #15 WTIM0_CDTI2 #18 LEU0_RX #14 LETIM0_OUT0 #15 I2C0_SDA #15 LETIM0_OUT1 #14 PCNT0_S0IN #15		WTIM0_CC1 #28	US1_CS #12	MODEM_DOUT #13	ACMP0_O #15
WTIM0_CDTI1 #20 WTIM0_CDTI2 #18 LEU0_RX #14 LETIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_S0IN #15 DONTO_OUNL #44		WTIM0_CC2 #26	US1_CTS #11	MODEM_ANT0 #12	ACMP1_O #15
WTIM0_CDTI2 #18	,	WTIM0_CDTI0 #22	US1_RTS #10	MODEM_ANT1 #11	GPIO_EM4WU12
LETIMO_OUT0 #15		WTIM0_CDTI1 #20	LEU0_TX #15		
LETIM0_OUT1 #14 I2C0_SCL #14 PCNT0_S0IN #15 DONTO_OUN #44		WTIM0_CDTI2 #18	LEU0_RX #14		
PCNT0_S0IN #15		LETIM0_OUT0 #15	I2C0_SDA #15		
DON'TO CANAMA		LETIM0_OUT1 #14	I2C0_SCL #14		
PCNT0_S1IN #14		PCNT0_S0IN #15	Y X		
		PCNT0_S1IN #14			

TIM1_CC1 #15	Name	Pin Alteri	nate Functionality / De	escription	
TIM0_CC1 #15 TIM0_CC2 #14 TIM0_CCDTI0 #13 US0_RX #15 TIM0_CDTI1 #12 US0_CLK #14 TIM0_CDTI2 #11 US0_CS #13 TIM1_CC0 #16 US0_CTS #12 FRC_DCLK #16 CMU_CLK0 TIM1_CC1 #15 US0_RTS #11 FRC_DOUT #15 PRS_CH0 # FRC_DFRAME #14 PRS_CH9 # MODEM_DCLK #16 WTIM0_CC0 #31 US1_CLK #14 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CDTI0 #23 WTIM0_CDTI0 #23 WTIM0_CDTI2 #19 LETIM0_OUT #16 LETIM0_OUT #16 LETIM0_OUT #16 DCNT0_SAIN #16 PCNT0_SAIN #16	Analog	Timers	Communication	Radio	Other
TIM0_CC2 #14 TIM0_CDTI0 #13 US0_RX #15 TIM0_CDTI1 #12 US0_CLK #14 TIM0_CDTI2 #11 US0_CS #13 TIM1_CC0 #16 US0_CTS #12 FRC_DCLK #16 CMU_CLK0 TIM1_CC1 #15 US0_RTS #11 FRC_DOUT #15 PRS_CH0 # PRS_CH0 # PRS_CH0 # PRS_CH10 BUSAY TIM1_CC3 #13 US1_RX #15 MODEM_DLK #16 PRS_CH10 WTIM0_CC1 #29 US1_CS #13 MODEM_DOUT #14 ACMP0_O # WTIM0_CDTI0 #23 WTIM0_CDTI0 #23 WTIM0_CDTI2 #19 LEU0_RX #15 LETIM0_OUT #16 LETIM0_OUT #16 LETIM0_OUT #16 DONITO SUN #16 DO		TIM0_CC0 #16			
TIMO_CDTI0 #13 TIMO_CDTI1 #12 US0_CLK #14 TIMO_CDTI2 #11 US0_CS #13 TIM1_CC0 #16 TIM1_CC1 #15 US0_CTS #12 FRC_DCLK #16 FRC_DOUT #15 PRS_CH0 # PRS_CH0 # BUSAY TIM1_CC3 #13 US1_RX #15 WTIM0_CC0 #31 US1_RX #15 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CC2 #27 WTIM0_CDTI0 #23 WTIM0_CDTI0 #23 WTIM0_CDTI1 #21 WTIM0_CDTI2 #19 LETIMO_OUT0 #16 LETIMO_OUT0 #16 LETIMO_OUT1 #15 PCNTO_S0IN #16 PCNTO_S1IN #16 US0_CK #14 PRC_DCLK #16 CMU_CLK0 FRC_DCLK #16 FRC_DCLK #16 FRC_DOUT #15 PRS_CH0 # PRS_CH9 # MODEM_DCLK #16 PRS_CH10 MODEM_DOUT #14 ACMP0_O # MODEM_ANT0 #13 ACMP1_O # MODEM_ANT1 #12 DBG_SWO DBG_SWO		TIM0_CC1 #15			
TIM0_CDTI1 #12 TIM0_CDTI2 #11 US0_CS #13 TIM1_CC0 #16 US0_CTS #12 FRC_DCLK #16 CMU_CLK0 TIM1_CC1 #15 US0_RTS #11 FRC_DOUT #15 PRS_CH0 # FRC_DFRAME #14 PRS_CH9 # BUSAY TIM1_CC3 #13 US1_RX #15 MODEM_DCLK #16 PRS_CH10 WTIM0_CC0 #31 US1_CLK #14 MODEM_DIN #15 PRS_CH11 WTIM0_CC1 #29 US1_CS #13 MODEM_DOUT #14 ACMP0_O # WTIM0_CDTI0 #23 US1_RTS #11 MODEM_ANTO #13 DBG_SWO WTIM0_CDTI1 #21 LEU0_RX #15 LETIM0_OUT0 #16 LETIM0_OUT0 #16 LETIM0_OUT0 #16 LETIM0_OUT1 #15 PCNT0_SQIN #16		TIM0_CC2 #14	US0_TX #16		
TIM0_CDTI2 #11 TIM1_CC0 #16 TIM1_CC1 #15 US0_CTS #12 FRC_DCLK #16 FRC_DOUT #15 PRS_CH0 # FRC_DFRAME #14 PRS_CH9 # BUSAY TIM1_CC2 #14 US1_TX #16 BUSBX WTIM0_CC0 #31 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CC1 #29 WTIM0_CDTI0 #23 WTIM0_CDTI0 #23 WTIM0_CDTI1 #21 WTIM0_CDTI2 #19 LETIM0_OUT0 #16 LETIM0_OUT0 #16 PRC_DCLK #16 FRC_DFRAME #14 PRS_CH9 # PRS_CH0 # PRS_CH10 MODEM_DIN #15 PRS_CH10 MODEM_DIN #15 ACMP0_O # MODEM_ANTO #13 MODEM_ANTO #13 DBG_SWO DBG_SWO DBG_SWO		TIM0_CDTI0 #13	US0_RX #15		
TIM1_CC0 #16 TIM1_CC1 #15 US0_RTS #11 FRC_DOUT #15 PRS_CH0 # FRC_DFRAME #14 PRS_CH9 # BUSAY TIM1_CC3 #13 US1_RX #15 MODEM_DCLK #16 PRS_CH10 WTIM0_CC0 #31 US1_CLK #14 MODEM_DIN #15 PRS_CH11 WTIM0_CC1 #29 US1_CS #13 MODEM_ANT0 #13 ACMP1_O # WTIM0_CDTI0 #23 WTIM0_CDTI1 #21 LEU0_RX #15 LETIM0_OUT0 #16 LETIM0_OUT0 #16 LETIM0_OUT1 #15 PCNT0_S0IN #16 DCNT0_S1IN #45		TIM0_CDTI1 #12	US0_CLK #14		
TIM1_CC1 #15		TIM0_CDTI2 #11	US0_CS #13		
TIM1_CC2 #14 US1_TX #16 FRC_DFRAME #14 PRS_CH9 # BUSAY TIM1_CC3 #13 US1_RX #15 MODEM_DCLK #16 PRS_CH10 BUSBX WTIM0_CC0 #31 US1_CLK #14 MODEM_DIN #15 PRS_CH11 WTIM0_CC1 #29 US1_CS #13 MODEM_DOUT #14 ACMP0_O # WTIM0_CC2 #27 US1_CTS #12 MODEM_ANTO #13 ACMP1_O # WTIM0_CDTI0 #23 US1_RTS #11 MODEM_ANT1 #12 DBG_SWO WTIM0_CDTI2 #19 LEU0_TX #16 LETIM0_OUT0 #16 LEU0_RX #15 PCNT0_S0IN #16 DCNT0_S1IN #15	\sim	TIM1_CC0 #16	US0_CTS #12	FRC_DCLK #16	CMU_CLK0 #3
BUSAY BUSBX TIM1_CC3 #13 WTIM0_CC0 #31 WTIM0_CC1 #29 WTIM0_CC2 #27 WTIM0_CC2 #27 WTIM0_CDTI0 #23 WTIM0_CDTI2 #19 LETIM0_OUT0 #16 LETIM0_OUT1 #15 PCNT0_S0IN #16 BUSBX TIM1_CC3 #13 US1_RX #15 MODEM_DCLK #16 MODEM_DIN #15 PRS_CH10 MODEM_DIN #15 MODEM_DOUT #14 ACMP0_O # MODEM_ANT0 #13 ACMP1_O # MODEM_ANT1 #12 DBG_SWO PRS_CH10 MODEM_DIN #15 PRS_CH10 MODEM_DIN #15 PRS_CH10 MODEM_ANT0 #13 ACMP1_O # DBG_SWO DBG_SWO	10	TIM1_CC1 #15	US0_RTS #11	FRC_DOUT #15	PRS_CH0 #13
BUSBX WTIM0_CC0 #31 US1_CLK #14 MODEM_DIN #15 PRS_CH11 WTIM0_CC1 #29 US1_CS #13 MODEM_DOUT #14 ACMP0_O # WTIM0_CC2 #27 US1_CTS #12 MODEM_ANTO #13 ACMP1_O # WTIM0_CDTI0 #23 US1_RTS #11 MODEM_ANT1 #12 DBG_SWO WTIM0_CDTI1 #21 LEU0_TX #16 WTIM0_CDTI2 #19 LEU0_RX #15 LETIM0_OUT0 #16 I2C0_SDA #16 LETIM0_OUT1 #15 PCNT0_S0IN #16 DCNT0_S0IN #16		TIM1_CC2 #14	US1_TX #16	FRC_DFRAME #14	PRS_CH9 #16
BUSBX WTIM0_CC0 #31 US1_CLK #14 MODEM_DIN #15 PRS_CH11 WTIM0_CC1 #29 US1_CS #13 MODEM_DOUT #14 ACMP0_O # WTIM0_CC2 #27 US1_CTS #12 MODEM_ANTO #13 ACMP1_O # WTIM0_CDTI0 #23 US1_RTS #11 MODEM_ANT1 #12 DBG_SWO WTIM0_CDTI1 #21 LEU0_TX #16 WTIM0_CDTI2 #19 LEU0_RX #15 LETIM0_OUT0 #16 I2C0_SDA #16 LETIM0_OUT1 #15 PCNT0_S0IN #16 BCNT0_S1IN #15	BUSAY	TIM1_CC3 #13	US1_RX #15	MODEM_DCLK #16	PRS_CH10 #5
WTIM0_CC2 #27	BUSBX	WTIM0_CC0 #31	US1_CLK #14	MODEM_DIN #15	PRS_CH11 #4
WTIM0_CDTI0 #23		WTIM0_CC1 #29	US1_CS #13	MODEM_DOUT #14	ACMP0_O #16
WTIM0_CDTI1 #21		WTIM0_CC2 #27	US1_CTS #12	MODEM_ANT0 #13	ACMP1_O #16
WTIM0_CDTI2 #19	,	WTIM0_CDTI0 #23	US1_RTS #11	MODEM_ANT1 #12	DBG_SWO#3
LETIM0_OUT0 #16		WTIM0_CDTI1 #21	LEU0_TX #16		
LETIM0_OUT1 #15 I2C0_SCL #15 PCNT0_S0IN #16 DCNT0_S1IN #45		WTIM0_CDTI2 #19	LEU0_RX #15		
PCNT0_S0IN #16		LETIMO_OUT0 #16	I2C0_SDA #16		
DCNTO CAIN #45		LETIM0_OUT1 #15	I2C0_SCL #15		
PCNT0_S1IN #15		PCNT0_S0IN #16	Y X		
		PCNT0_S1IN #15			
				Voh O	

WTIM0_CDTI0 #26	TIM0_CC0 #18 TIM0_CC1 #17 US0_TX #18 TIM0_CC2 #16 US0_RX #17 TIM0_CDTI0 #15 US0_CLK #16 TIM0_CDTI1 #14 US0_CS #15 TIM0_CDTI2 #13 US0_CTS #14 FRC_DCLK #18 CMU_CLK1 #4 TIM1_CC0 #18 US0_RX #17 TIM1_CC0 #18 US0_RX #17 TIM1_CC0 #18 US0_RX #14 FRC_DCLK #18 CMU_CLK1 #4 FRC_DOUT #17 PRS_CH3 #9 TIM1_CC1 #17 US1_TX #18 FRC_DFRAME #16 PRS_CH4 #1 PRS_CH4 #1 BUSDY TIM1_CC2 #16 US1_RX #17 MODEM_DCLK #18 PRS_CH5 #0 MODEM_DIN #17 PRS_CH6 #12 WTIM0_CDT10 #26 US1_CTS #14 MODEM_ANT0 #15 ACMP1_O #18 WTIM0_CDT11 #24 US1_RTS #13 MODEM_ANT1 #14 LES_CH2 WTIM0_OUT1 #17 LETIM0_OUT1 #17 I2C0_SDA #18 PCNT0_S0IN #18 I2C0_SCL #17	ne	Pin Alterr	nate Functionality / De	escription	
TIM0_CC1 #17 TIM0_CC2 #16 US0_RX #17 TIM0_CDTI0 #15 US0_CLK #16 TIM0_CDTI1 #14 US0_CS #15 TIM0_CDTI1 #14 US0_CS #15 TIM1_CC0 #18 US0_RTS #13 FRC_DCLK #18 CMU_CLK1 #4 TIM1_CC0 #18 US0_RTS #13 FRC_DOUT #17 PRS_CH3 #9 TIM1_CC1 #17 US1_TX #18 FRC_DFRAME #16 PRS_CH4 #1 BUSDY TIM1_CC2 #16 US1_RX #17 MODEM_DCLK #18 PRS_CH5 #0 BUSCX TIM1_CC3 #15 US1_CLK #16 MODEM_DNIN #17 PRS_CH6 #12 WTIM0_CC2 #30 US1_CS #15 MODEM_DOUT #16 ACMP0_O #18 WTIM0_CDTI0 #26 US1_RTS #13 MODEM_ANTO #15 ACMP1_O #18 WTIM0_CDTI2 #22 LEU0_TX #18 LETIM0_OUT0 #18 LEU0_RX #17 LETIM0_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17	TIM0_CC1 #17 TIM0_CC2 #16 US0_RX #17 TIM0_CDTI0 #15 US0_CLK #16 TIM0_CDTI1 #14 US0_CS #15 TIM0_CDTI1 #14 US0_CS #15 TIM1_CC0 #18 US0_RTS #13 FRC_DCLK #18 CMU_CLK1 #4 TIM1_CC0 #18 US0_RTS #13 FRC_DOUT #17 PRS_CH3 #9 FRC_DFRAME #16 PRS_CH4 #1 BUSDY TIM1_CC2 #16 US1_RX #17 MODEM_DCLK #18 PRS_CH5 #0 BUSCX TIM1_CC3 #15 US1_CLK #16 MODEM_DOUT #16 WTIM0_CC2 #30 US1_CS #15 MODEM_ANTO #16 WTIM0_CDTI0 #26 US1_RTS #13 MODEM_ANTO #15 ACMP1_O #18 WTIM0_CDTI1 #24 US1_RTS #13 MODEM_ANT1 #14 LETIM0_OUT0 #18 LEU0_RX #17 LETIM0_OUT0 #18 LEU0_RX #17 PCNT0_S0IN #18 I2C0_SCL #17 PCNT0_S1IN #17	Analog	Timers	Communication	Radio	Other
TIM0_CC2 #16 TIM0_CDTI0 #15 TIM0_CDTI1 #14 US0_CS #15 TIM0_CDTI2 #13 US0_CTS #14 TIM1_CC0 #18 TIM1_CC0 #18 TIM1_CC1 #17 US1_TX #18 BUSDY TIM1_CC2 #16 US1_RX #17 BUSCX TIM1_CC3 #15 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDT12 #22 LETIM0_OUT0 #18 LEU0_RX #17 LETIM0_OUT1 #17 PCNT0_S1IN #17 US0_CS #15 FRC_DCLK #18 FRC_DOUT #18 FRC_DFRAME #16 PRS_CH4 #1 PRS_CH4 #1 MODEM_DIN #17 PRS_CH6 #12 MODEM_DIN #17 PRS_CH6 #12 MODEM_DOUT #16 ACMP0_0 #18 ACMP1_0 #18 LEU0_RX #17 LETIM0_OUT1 #17 I2C0_SDA #18 PCNT0_S1IN #17	TIM0_CC2 #16 TIM0_CDTI0 #15 TIM0_CDTI1 #14 US0_CS #15 TIM0_CDTI2 #13 US0_CTS #14 TIM1_CC0 #18 TIM1_CC0 #18 TIM1_CC1 #17 US1_TX #18 BUSDY TIM1_CC2 #16 US1_RX #17 BUSCX TIM1_CC3 #15 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDT12 #22 LETIM0_OUT0 #18 LEU0_RX #17 LETIM0_OUT1 #17 PCNT0_S1IN #17 US0_CS #15 FRC_DCLK #18 FRC_DOUT #18 FRC_DFRAME #16 PRS_CH4 #1 PRS_CH4 #1 MODEM_DIN #17 PRS_CH6 #12 MODEM_DIN #17 PRS_CH6 #12 MODEM_DOUT #16 ACMP0_0 #18 ACMP1_0 #18 LEU0_RX #17 LETIM0_OUT1 #17 I2C0_SDA #18 PCNT0_S1IN #17		TIM0_CC0 #18			
TIM0_CDTI0 #15 TIM0_CDTI1 #14 TIM0_CDTI1 #14 TIM0_CDTI2 #13 US0_CTS #14 TIM1_CC0 #18 US0_RTS #13 TIM1_CC1 #17 US1_TX #18 BUSDY TIM1_CC2 #16 US1_RX #17 BUSCX TIM1_CC3 #15 US1_CLK #16 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI1 #24 US1_RX #17 LETIM0_OUT0 #18 LEU0_RX #17 PCNT0_S0IN #18 PCMU_CLK #18 FRC_DCLK #18 FRC_DOUT #17 PRS_CH3 #9 FRC_DFRAME #16 PRS_CH4 #1 PRS_CH4 #1 MODEM_DCLK #18 PRS_CH5 #0 MODEM_DIN #17 PRS_CH6 #12 MODEM_DOUT #16 ACMP0_0 #18 MODEM_ANT0 #15 ACMP1_0 #18 LEU0_RX #17 LETIM0_OUT1 #17 I2C0_SDA #18 I2C0_SCL #17 PCNT0_S1IN #17	TIM0_CDTI0 #15 TIM0_CDTI1 #14 TIM0_CDTI1 #14 TIM0_CDTI2 #13 US0_CTS #14 TIM1_CC0 #18 US0_RTS #13 TIM1_CC1 #17 US1_TX #18 BUSDY TIM1_CC2 #16 US1_RX #17 BUSCX TIM1_CC3 #15 US1_CLK #16 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI1 #24 US1_RX #17 LETIM0_OUT0 #18 LEU0_RX #17 PCNT0_S0IN #18 PCMU_CLK #18 FRC_DCLK #18 FRC_DOUT #17 PRS_CH3 #9 FRC_DFRAME #16 PRS_CH4 #1 PRS_CH4 #1 MODEM_DCLK #18 PRS_CH5 #0 MODEM_DIN #17 PRS_CH6 #12 MODEM_DOUT #16 ACMP0_0 #18 MODEM_ANT0 #15 ACMP1_0 #18 LEU0_RX #17 LETIM0_OUT1 #17 I2C0_SDA #18 I2C0_SCL #17 PCNT0_S1IN #17		TIM0_CC1 #17	US0_TX #18		
TIM0_CDTI1 #14 TIM0_CDTI2 #13 US0_CTS #14 TIM1_CC0 #18 US0_RTS #13 FRC_DOUT #17 PRS_CH3 #9 TIM1_CC1 #17 US1_TX #18 FRC_DFRAME #16 PRS_CH4 #1 BUSDY TIM1_CC2 #16 US1_RX #17 MODEM_DCLK #18 PRS_CH5 #0 WTIM0_CC2 #30 US1_CS #15 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI1 #24 WTIM0_CDTI2 #22 LETIM0_OUT0 #18 LEU0_RX #17 PCNT0_S0IN #18 PCNT0_S1IN #17 US0_CS #15 PRC_DCLK #18 FRC_DOUT #17 PRS_CH3 #9 FRC_DOUT #17 PRS_CH4 #1 FRC_DFRAME #16 PRS_CH4 #1 MODEM_DCLK #18 PRS_CH4 #1 MODEM_DOUT #17 ACMP0_O #18 MODEM_ANT0 #15 ACMP1_O #18 LEU0_TX #18 LEU0_RX #17 PCNT0_S0IN #18 I2C0_SCL #17 PCNT0_S1IN #17	TIM0_CDTI1 #14 TIM0_CDTI2 #13 US0_CTS #14 TIM1_CC0 #18 US0_RTS #13 FRC_DOUT #17 PRS_CH3 #9 TIM1_CC1 #17 US1_TX #18 FRC_DFRAME #16 PRS_CH4 #1 BUSDY TIM1_CC2 #16 US1_RX #17 MODEM_DCLK #18 PRS_CH5 #0 WTIM0_CC2 #30 US1_CS #15 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI1 #24 WTIM0_CDTI2 #22 LETIM0_OUT0 #18 LEU0_RX #17 PCNT0_S0IN #18 PCNT0_S1IN #17 US0_CS #15 PRC_DCLK #18 FRC_DOUT #17 PRS_CH3 #9 FRC_DOUT #17 PRS_CH4 #1 FRC_DFRAME #16 PRS_CH4 #1 MODEM_DCLK #18 PRS_CH4 #1 MODEM_DOUT #17 ACMP0_O #18 MODEM_ANT0 #15 ACMP1_O #18 LEU0_TX #18 LEU0_RX #17 PCNT0_S0IN #18 I2C0_SCL #17 PCNT0_S1IN #17		TIM0_CC2 #16	US0_RX #17		
TIM0_CDTI2 #13 US0_CTS #14 FRC_DCLK #18 CMU_CLK1 #4 PRS_CH3 #9 TIM1_CC0 #18 US1_TX #18 FRC_DFRAME #16 PRS_CH4 #1 BUSDY TIM1_CC2 #16 US1_RX #17 MODEM_DCLK #18 PRS_CH5 #0 PRS_CH6 #12 WTIM0_CC2 #30 US1_CS #15 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI1 #24 WTIM0_CDTI2 #22 LEU0_TX #18 LETIM0_OUT0 #18 LETIM0_OUT0 #18 LETIM0_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17 PCNT0_S1IN #17	TIM0_CDTI2 #13 US0_CTS #14 FRC_DCLK #18 CMU_CLK1 #4 PRS_CH3 #9 TIM1_CC0 #18 US1_TX #18 FRC_DFRAME #16 PRS_CH4 #1 BUSDY TIM1_CC2 #16 US1_RX #17 MODEM_DCLK #18 PRS_CH5 #0 PRS_CH6 #12 WTIM0_CC2 #30 US1_CS #15 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI1 #24 WTIM0_CDTI2 #22 LEU0_TX #18 LETIM0_OUT0 #18 LETIM0_OUT0 #18 LETIM0_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17 PCNT0_S1IN #17		TIM0_CDTI0 #15	US0_CLK #16		
TIM1_CC0 #18 TIM1_CC1 #17 TIM1_CC1 #17 TIM1_CC2 #16 BUSDY TIM1_CC2 #16 BUSCX TIM1_CC3 #15 WTIM0_CC2 #30 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDT12 #22 LETIM0_OUT1 #17 LETIM0_OUT1 #17 PRS_CH3 #9 PRS_CH4 #1 PRS_CH4 #1 PRS_CH5 #0 MODEM_DCLK #18 MODEM_DIN #17 MODEM_DOUT #16 ACMP0_O #18 MODEM_ANTO #15 ACMP1_O #18 LEU0_TX #18 LEU0_TX #18 LEU0_RX #17 LETIM0_OUT1 #17 PCNT0_S0IN #18 I2C0_SCL #17 PCNT0_S1IN #17	TIM1_CC0 #18 TIM1_CC1 #17 TIM1_CC1 #17 TIM1_CC2 #16 BUSDY TIM1_CC2 #16 BUSCX TIM1_CC3 #15 WTIM0_CC2 #30 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDT12 #22 LETIM0_OUT1 #17 LETIM0_OUT1 #17 PRS_CH3 #9 PRS_CH4 #1 PRS_CH4 #1 PRS_CH5 #0 MODEM_DCLK #18 MODEM_DIN #17 MODEM_DOUT #16 ACMP0_O #18 MODEM_ANTO #15 ACMP1_O #18 LEU0_TX #18 LEU0_TX #18 LEU0_RX #17 LETIM0_OUT1 #17 PCNT0_S0IN #18 I2C0_SCL #17 PCNT0_S1IN #17		TIM0_CDTI1 #14	US0_CS #15		
TIM1_CC1 #17	TIM1_CC1 #17		TIM0_CDTI2 #13	US0_CTS #14	FRC_DCLK #18	CMU_CLK1 #4
BUSDY TIM1_CC2 #16 BUSCX TIM1_CC3 #15 US1_CLK #16 MODEM_DIN #17 PRS_CH6 #12 WTIM0_CC2 #30 US1_CS #15 MODEM_DOUT #16 ACMP0_O #18 WTIM0_CDTI0 #26 US1_CTS #14 MODEM_ANT0 #15 ACMP1_O #18 WTIM0_CDTI1 #24 US1_RTS #13 MODEM_ANT1 #14 LES_CH2 WTIM0_CDTI2 #22 LEU0_TX #18 LETIM0_OUT0 #18 LEU0_RX #17 LETIM0_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17	BUSDY TIM1_CC2 #16 BUSCX TIM1_CC3 #15 US1_CLK #16 MODEM_DIN #17 PRS_CH6 #12 WTIM0_CC2 #30 US1_CS #15 MODEM_DOUT #16 ACMP0_O #18 WTIM0_CDTI0 #26 US1_CTS #14 MODEM_ANT0 #15 ACMP1_O #18 WTIM0_CDTI1 #24 US1_RTS #13 MODEM_ANT1 #14 LES_CH2 WTIM0_CDTI2 #22 LEU0_TX #18 LETIM0_OUT0 #18 LEU0_RX #17 LETIM0_OUT1 #17 PCNT0_S0IN #18 PCNT0_S1IN #17		TIM1_CC0 #18	US0_RTS #13	FRC_DOUT #17	PRS_CH3 #9
BUSCX TIM1_CC3 #15 WTIM0_CC2 #30 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI2 #22 LETIM0_OUT0 #18 LETIM0_OUT1 #17 PCNT0_S0IN #18 US1_CLK #16 MODEM_DIN #17 MODEM_DOUT #16 ACMP0_O #18 MODEM_ANT0 #15 MODEM_ANT0 #15 ACMP1_O #18 MODEM_ANT1 #14 LES_CH2	BUSCX TIM1_CC3 #15 WTIM0_CC2 #30 WTIM0_CDTI0 #26 WTIM0_CDTI1 #24 WTIM0_CDTI2 #22 LETIM0_OUT0 #18 LETIM0_OUT1 #17 PCNT0_S0IN #18 US1_CLK #16 MODEM_DIN #17 MODEM_DOUT #16 ACMP0_O #18 MODEM_ANT0 #15 MODEM_ANT0 #15 ACMP1_O #18 MODEM_ANT1 #14 LES_CH2	10	TIM1_CC1 #17	US1_TX #18	FRC_DFRAME #16	PRS_CH4 #1
WTIM0_CC2 #30	WTIM0_CC2 #30	BUSDY	TIM1_CC2 #16	US1_RX #17	MODEM_DCLK #18	PRS_CH5 #0
WTIM0_CDTI0 #26	WTIM0_CDTI0 #26	BUSCX	TIM1_CC3 #15	US1_CLK #16	MODEM_DIN #17	PRS_CH6 #12
WTIM0_CDTI1 #24	WTIM0_CDTI1 #24	1	WTIM0_CC2 #30	US1_CS #15	MODEM_DOUT #16	ACMP0_O #18
WTIM0_CDTI2 #22	WTIM0_CDTI2 #22		WTIM0_CDTI0 #26	US1_CTS #14	MODEM_ANT0 #15	ACMP1_O #18
LETIMO_OUT0 #18	LETIMO_OUT0 #18		WTIM0_CDTI1 #24	US1_RTS #13	MODEM_ANT1 #14	LES_CH2
LETIM0_OUT1 #17 I2C0_SDA #18	LETIM0_OUT1 #17 I2C0_SDA #18		WTIM0_CDTI2 #22	LEU0_TX #18		
PCNT0_S0IN #18 I2C0_SCL #17 PCNT0_S1IN #17	PCNT0_S0IN #18 I2C0_SCL #17 PCNT0_S1IN #17		LETIMO_OUT0 #18	LEU0_RX #17		
PCNT0_S1IN #17	PCNT0_S1IN #17		LETIMO_OUT1 #17	I2C0_SDA #18		
			PCNT0_S0IN #18	I2C0_SCL #17		
			PCNT0_S1IN #17	0/		
				' O _A	10h	

GPIO Name		Pin Alterr	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
		TIM0_CC0 #19 TIM0_CC1 #18	US0_TX #19		
		TIM0_CC2 #17	US0_RX #18		
		TIM0_CDTI0 #16	US0_CLK #17		
0		TIMO_CDTI1 #15	US0_CS #16		
UX.		TIM0_CDTI2 #14	US0_CTS #15	FRC_DCLK #19	
, ,		TIM1_CC0 #19	US0_RTS #14	FRC_DOUT #18	PRS_CH3 #10
1		TIM1_CC1 #18	US1_TX #19	FRC_DFRAME #17	PRS_CH4 #2
	BUSCY	TIM1_CC2 #17	US1_RX #18	MODEM_DCLK #19	PRS_CH5 #1
PD11	BUSDX	TIM1_CC3 #16	- US1_CLK #17	– MODEM_DIN #18	PRS_CH6 #13
		- WTIM0_CC2 #31	_ US1_CS #16	MODEM_DOUT #17	ACMP0_O #19
		WTIM0_CDTI0 #27	US1_CTS #15	MODEM_ANT0 #16	ACMP1_O #19
		WTIM0_CDTI1 #25	US1_RTS #14	MODEM_ANT1 #15	LES_CH3
	•	WTIM0_CDTI2 #23	LEU0_TX #19		
		LETIMO_OUT0 #19	LEU0_RX #18		
		LETIMO_OUT1 #18	I2C0_SDA #19		
		PCNT0_S0IN #19	I2C0_SCL #18		
		PCNT0_S1IN #18	0/		
		TIM0_CC0 #20	US0_TX #20		
		TIM0_CC1 #19	US0_RX #19		
		TIM0_CC2 #18	US0_CLK #18		
		TIM0_CDTI0 #17	US0_CS #17		
		TIM0_CDTI1 #16	US0_CTS #16	FRC_DCLK #20	
		TIM0_CDTI2 #15	US0_RTS #15	FRC_DOUT #19	PRS_CH3 #11
	VDAC0_OUT1ALT /	TIM1_CC0 #20	US1_TX #20	FRC_DFRAME #18	PRS_CH4 #3
	OPA1_OUTALT #0	TIM1_CC1 #19	US1_RX #19	MODEM_DCLK #20	PRS_CH5 #2
PD12	BUSDY	TIM1_CC2 #18	US1_CLK #18	MODEM_DIN #19	PRS_CH6 #14
	BUSCX	TIM1_CC3 #17	US1_CS #17	MODEM_DOUT #18	ACMP0_O #20 ACMP1_O #20
		WTIM0_CDTI0 #28 WTIM0_CDTI1 #26	US1_CTS #16	MODEM_ANT0 #17	LES_CH4
		WTIM0_CDTI2 #24	US1_RTS #15	MODEM_ANT1 #16	
		LETIMO_OUT0 #20	LEU0_TX #20		7.0
		LETIM0_OUT1 #19	LEU0_RX #19		9
		PCNT0_S0IN #20	I2C0_SDA #20		
		- PCNT0_S1IN #19	I2C0_SCL #19		

GPIO Name		Pin Altern	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
PD13	VDACO_OUT0ALT / OPA0_OUTALT #1 BUSCY BUSDX OPA1_P	TIMO_CC0 #21 TIMO_CC1 #20 TIMO_CC2 #19 TIMO_CDTI0 #18 TIMO_CDTI1 #17 TIMO_CDTI2 #16 TIM1_CC0 #21 TIM1_CC1 #20 TIM1_CC2 #19 TIM1_CC3 #18 WTIMO_CDTI0 #29 WTIMO_CDTI1 #27 WTIMO_CDTI2 #25 LETIMO_OUT0 #21 LETIMO_OUT1 #20 PCNTO_S0IN #21 PCNTO_S1IN #20	US0_TX #21 US0_RX #20 US0_CLK #19 US0_CS #18 US0_CTS #17 US0_RTS #16 US1_TX #21 US1_RX #20 US1_CLK #19 US1_CS #18 US1_CTS #17 US1_RTS #16 LEU0_TX #21 LEU0_RX #20 I2C0_SDA #21 I2C0_SCL #20	FRC_DCLK #21 FRC_DOUT #20 FRC_DFRAME #19 MODEM_DCLK #21 MODEM_DIN #20 MODEM_DOUT #19 MODEM_ANT0 #18 MODEM_ANT1 #17	PRS_CH3 #12 PRS_CH4 #4 PRS_CH5 #3 PRS_CH6 #15 ACMP0_O #21 ACMP1_O #21 LES_CH5
PD14	BUSDY BUSCX VDAC0_OUT1 / OPA1_OUT	TIMO_CC0 #22 TIMO_CC1 #21 TIMO_CC2 #20 TIMO_CDTI0 #19 TIMO_CDTI1 #18 TIMO_CDTI2 #17 TIM1_CC0 #22 TIM1_CC1 #21 TIM1_CC3 #19 WTIM0_CDTI0 #30 WTIMO_CDTI1 #28 WTIMO_CDTI2 #26 LETIMO_OUT0 #22 LETIMO_OUT1 #21 PCNTO_S0IN #22 PCNTO_S1IN #21	US0_TX #22 US0_RX #21 US0_CLK #20 US0_CS #19 US0_CTS #18 US0_RTS #17 US1_TX #22 US1_RX #21 US1_CLK #20 US1_CS #19 US1_CTS #18 US1_RTS #17 LEU0_TX #22 LEU0_RX #21 I2C0_SDA #22 I2C0_SCL #21	FRC_DCLK #22 FRC_DOUT #21 FRC_DFRAME #20 MODEM_DCLK #22 MODEM_DIN #21 MODEM_DOUT #20 MODEM_ANT0 #19 MODEM_ANT1 #18	CMU_CLK0 #5 PRS_CH3 #13 PRS_CH4 #5 PRS_CH5 #4 PRS_CH6 #16 ACMP0_O #22 ACMP1_O #22 LES_CH6 GPIO_EM4WU4

GPIO Name	Pin Alternate Functionality / Description								
	Analog	Timers	Communication	Radio	Other				
PD15	VDAC0_OUT0ALT / OPA0_OUTALT #2 BUSCY BUSDX OPA1_N	TIMO_CC0 #23 TIMO_CC1 #22 TIMO_CC2 #21 TIMO_CDTI0 #20 TIMO_CDTI1 #19 TIMO_CDTI2 #18 TIM1_CC0 #23 TIM1_CC1 #22 TIM1_CC2 #21 TIM1_CC3 #20 WTIM0_CDTI0 #31 WTIMO_CDTI1 #29 WTIMO_CDTI2 #27 LETIMO_OUT0 #23 LETIMO_OUT1 #22 PCNTO_S0IN #23 PCNTO_S1IN #22	US0_TX #23 US0_RX #22 US0_CLK #21 US0_CS #20 US0_CTS #19 US0_RTS #18 US1_TX #23 US1_RX #22 US1_CLK #21 US1_CS #20 US1_CTS #19 US1_RTS #18 LEU0_TX #23 LEU0_RX #22 I2C0_SDA #23 I2C0_SCL #22	FRC_DCLK #23 FRC_DOUT #22 FRC_DFRAME #21 MODEM_DCLK #23 MODEM_DIN #22 MODEM_DOUT #21 MODEM_ANT0 #20 MODEM_ANT1 #19	CMU_CLK1 #5 PRS_CH3 #14 PRS_CH4 #6 PRS_CH5 #5 PRS_CH6 #17 ACMP0_O #23 ACMP1_O #23 LES_CH7 DBG_SWO #2				
PF0	BUSBY BUSAX	TIMO_CC0 #24 TIMO_CC1 #23 TIMO_CC2 #22 TIMO_CDTI0 #21 TIMO_CDTI1 #20 TIMO_CDTI2 #19 TIM1_CC0 #24 TIM1_CC1 #23 TIM1_CC2 #22 TIM1_CC3 #21 WTIMO_CDTI1 #30 WTIMO_CDTI2 #28 LETIMO_OUT0 #24 LETIMO_OUT1 #23 PCNTO_S0IN #24 PCNTO_S1IN #23	US0_TX #24 US0_RX #23 US0_CLK #22 US0_CS #21 US0_CTS #20 US0_RTS #19 US1_TX #24 US1_RX #23 US1_CLK #22 US1_CS #21 US1_CTS #20 US1_RTS #19 LEU0_TX #24 LEU0_RX #23 I2C0_SDA #24 I2C0_SCL #23	FRC_DCLK #24 FRC_DOUT #23 FRC_DFRAME #22 MODEM_DCLK #24 MODEM_DIN #23 MODEM_DOUT #22 MODEM_ANT0 #21 MODEM_ANT1 #20	PRS_CH0 #0 PRS_CH1 #7 PRS_CH2 #6 PRS_CH3 #5 ACMP0_O #24 ACMP1_O #24 DBG_SWCLKTCK BOOT_TX				

GPIO Name		Pin Alterr	nate Functionality / Description					
	Analog	Timers	Communication	Radio	Other			
		TIM0_CC0 #25	US0_TX #25					
		TIM0_CC1 #24	US0_RX #24					
1.		TIM0_CC2 #23	US0_CLK #23					
		TIM0_CDTI0 #22	US0_CS #22					
Ox		TIM0_CDTI1 #21	US0_CTS #21	FRC_DCLK #25	PRS_CH0 #1			
		TIM0_CDTI2 #20	US0_RTS #20	FRC_DOUT #24	PRS_CH1 #0			
		TIM1_CC0 #25	US1_TX #25	FRC_DFRAME #23	PRS_CH2 #7			
PF1	BUSAY	TIM1_CC1 #24	US1_RX #24	MODEM_DCLK #25	PRS_CH3 #6			
FFI	BUSBX	TIM1_CC2 #23	US1_CLK #23	MODEM_DIN #24	ACMP0_O #25			
	0.	TIM1_CC3 #22	US1_CS #22	MODEM_DOUT #23	ACMP1_O #25			
	7	WTIM0_CDTI1 #31	US1_CTS #21	MODEM_ANT0 #22	DBG_SWDIOTMS			
		WTIM0_CDTI2 #29	US1_RTS #20	MODEM_ANT1 #21	BOOT_RX			
		LETIMO_OUT0 #25	LEU0_TX #25					
		LETIMO_OUT1 #24	LEU0_RX #24					
		PCNT0_S0IN #25	I2C0_SDA #25					
		PCNT0_S1IN #24	I2C0_SCL #24					
		TIM0_CC0 #26 TIM0_CC1 #25	US0_TX #26 US0_RX #25 US0_CLK #24					
		TIM0_CC2 #24	US0_CS #23		CMU_CLK0 #6			
		TIM0_CDTI0 #23	US0_CTS #22	FRC_DCLK #26	PRS_CH0 #2			
		TIM0_CDTI1 #22	US0_RTS #21	FRC_DOUT #25	PRS_CH1 #1			
		TIM0_CDTI2 #21	US1_TX #26	FRC_DFRAME #24	PRS_CH2 #0			
	BUSBY	TIM1_CC0 #26	US1_RX #25	MODEM_DCLK #26	PRS_CH3 #7			
PF2	BUSAX	TIM1_CC1 #25	US1_CLK #24	MODEM_DIN #25	ACMP0_O #26			
		TIM1_CC2 #24	US1_CS #23	MODEM_DOUT #24	ACMP1_O #26			
		TIM1_CC3 #23	US1_CTS #22	MODEM_ANT0 #23	DBG_TDO			
		WTIM0_CDTI2 #30	US1_RTS #21	MODEM_ANT1 #22	DBG_SWO #0			
		LETIMO_OUT0 #26	LEU0_TX #26		GPIO_EM4WU0			
		LETIMO_OUT1 #25	LEU0_RX #25		(O).			
		PCNT0_S0IN #26	I2C0_SDA #26		90			
		PCNT0_S1IN #25	I2C0_SCL #25					

GPIO Name		Pin Alteri	nate Functionality / Description				
	Analog	Timers	Communication	Radio	Other		
PF3	BUSAY BUSBX	TIMO_CC0 #27 TIMO_CC1 #26 TIMO_CC2 #25 TIMO_CDTI0 #24 TIMO_CDTI1 #23 TIMO_CDTI2 #22 TIM1_CC0 #27 TIM1_CC1 #26 TIM1_CC2 #25 TIM1_CC3 #24 WTIMO_CDTI2 #31 LETIMO_OUT0 #27 LETIMO_OUT1 #26 PCNTO_S0IN #27 PCNTO_S1IN #26	US0_TX #27 US0_RX #26 US0_CLK #25 US0_CS #24 US0_CTS #23 US0_RTS #22 US1_TX #27 US1_RX #26 US1_CLK #25 US1_CS #24 US1_CTS #23 US1_RTS #22 LEU0_TX #27 LEU0_RX #26 I2C0_SDA #27	FRC_DCLK #27 FRC_DOUT #26 FRC_DFRAME #25 MODEM_DCLK #27 MODEM_DIN #26 MODEM_DOUT #25 MODEM_ANT0 #24 MODEM_ANT1 #23	CMU_CLK1 #6 PRS_CH0 #3 PRS_CH1 #2 PRS_CH2 #1 PRS_CH3 #0 ACMP0_O #27 ACMP1_O #27 DBG_TDI		
PF4	BUSBY BUSAX	TIM0_CC0 #28 TIM0_CC1 #27 TIM0_CC2 #26 TIM0_CDTI0 #25 TIM0_CDTI1 #24 TIM0_CDTI2 #23 TIM1_CC0 #28 TIM1_CC1 #27 TIM1_CC2 #26 TIM1_CC3 #25 LETIM0_OUT0 #28 LETIM0_OUT0 #28 LETIM0_OUT1 #27 PCNT0_S0IN #28 PCNT0_S1IN #27	USO_TX #28 USO_RX #27 USO_CLK #26 USO_CS #25 USO_CTS #24 USO_CTS #24 USO_RTS #23 US1_TX #28 US1_RX #27 US1_CLK #26 US1_CS #25 US1_CTS #24 US1_CTS #24 US1_RTS #23 LEU0_TX #28 LEU0_RX #27 I2CO_SDA #28 I2CO_SCL #27	FRC_DCLK #28 FRC_DOUT #27 FRC_DFRAME #26 MODEM_DCLK #28 MODEM_DIN #27 MODEM_DOUT #26 MODEM_ANT0 #25 MODEM_ANT1 #24	PRS_CH0 #4 PRS_CH1 #3 PRS_CH2 #2 PRS_CH3 #1 ACMP0_O #28 ACMP1_O #28		

GPIO Name		Pin Alteri	nate Functionality / De	escription	
	Analog	Timers	Communication	Radio	Other
			US0_TX #29		
		TIM0_CC0 #29	US0_RX #28		
1.		TIM0_CC1 #28	US0_CLK #27		
		TIM0_CC2 #27	US0_CS #26		
'Ox		TIM0_CDTI0 #26	US0_CTS #25	FRC_DCLK #29	
		TIM0_CDTI1 #25	US0_RTS #24	FRC_DOUT #28	PRS_CH0 #5
		TIM0_CDTI2 #24	US1_TX #29	FRC_DFRAME #27	PRS_CH1 #4
PF5	BUSAY	TIM1_CC0 #29	US1_RX #28	MODEM_DCLK #29	PRS_CH2 #3
FFJ	BUSBX	TIM1_CC1 #28	US1_CLK #27	MODEM_DIN #28	PRS_CH3 #2
		TIM1_CC2 #27	US1_CS #26	MODEM_DOUT #27	ACMP0_O #29
	40	TIM1_CC3 #26	US1_CTS #25	MODEM_ANT0 #26	ACMP1_O #29
		LETIM0_OUT0 #29	US1_RTS #24	MODEM_ANT1 #25	
		LETIM0_OUT1 #28	LEU0_TX #29		
		PCNT0_S0IN #29	LEU0_RX #28		
		PCNT0_S1IN #28	I2C0_SDA #29		
		10/	I2C0_SCL #28		
		4	US0_TX #30		
		TIM0_CC0 #30	US0_RX #29		
		TIM0_CC1 #29	US0_CLK #28		
		TIM0_CC2 #28	US0_CS #27		
		TIM0_CDTI0 #27	US0_CTS #26	FRC_DCLK #30	CMU CLK1 #7
		TIM0_CDTI1 #26	US0_RTS #25	FRC_DOUT #29	PRS_CH0 #6
		TIM0_CDTI2 #25	US1_TX #30	FRC_DFRAME #28	PRS_CH1 #5
PF6	BUSBY	TIM1_CC0 #30	US1_RX #29	MODEM_DCLK #30	PRS CH2 #4
FFU	BUSAX	TIM1_CC1 #29	US1_CLK #28	MODEM_DIN #29	PRS_CH3 #3
		TIM1_CC2 #28	US1_CS #27	MODEM_DOUT #28	ACMP0_O #30
		TIM1_CC3 #27	US1_CTS #26	MODEM_ANT0 #27	ACMP0_O #30 ACMP1_O #30
		LETIMO_OUT0 #30	US1_RTS #25	MODEM_ANT1 #26	ACIVII 1_0 #30
		LETIM0_OUT1 #29	LEU0_TX #30		0,
		PCNT0_S0IN #30	LEU0_RX #29		10
		PCNT0_S1IN #29	I2C0_SDA #30		90
			I2C0_SCL #29		

Analog	1 III Alteri	ate Functionality / De	escription	
	Timers	Communication	Radio	Other
		US0_TX #31		
	TIM0_CC0 #31	US0_RX #30		
	TIM0_CC1 #30	US0_CLK #29		CMU_CLKI0 #1
	TIM0_CC2 #29	US0_CS #28		
	TIM0_CDTI0 #28 US0_CTS #27 FRC_DCLK #31	CMU_CLKI0 #1 CMU_CLK0 #7		
	TIM0_CDTI1 #27	US0_RTS #26	FRC_DOUT #30	PRS_CH0 #7
	TIM0_CDTI2 #26	US1_TX #31	FRC_DFRAME #29	PRS_CH1 #6
BUSAY	TIM1_CC0 #31	US1_RX #30	MODEM_DCLK #31	
BUSBX	TIM1_CC1 #30	US1_CLK #29	MODEM_DIN #30	PRS_CH2 #5
	TIM1_CC2 #29	US1_CS #28	MODEM_DOUT #29	PRS_CH3 #4
7	TIM1_CC3 #28	US1_CTS #27	MODEM_ANT0 #28 MODEM_ANT1 #27	ACMP0_O #31 ACMP1_O #31
	LETIM0_OUT0 #31	US1_RTS #26		
	LETIM0_OUT1 #30	LEU0_TX #31		GPIO_EM4WU1
	PCNT0_S0IN #31	LEU0_RX #30		
	PCNT0_S1IN #30	I2C0_SDA #31		
	101	I2C0_SCL #30		
		O,		

6.5 Alternate Functionality Overview

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings and the associated GPIO pin. Refer to 6.4 GPIO Functionality Table for a list of functions available on each GPIO pin.

Note: Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 6.5. Alternate Functionality Overview

Alternate		LOCATION								
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description	
ACMP0_O	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4		
	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	Analog comparator	
	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	ACMP0, digital output.	
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7		
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4		
ACMP1_O	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	Analog comparator	
ACMF1_O	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	ACMP1, digital output.	
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7		
ADC0_EXTN	0: PA0			0	2				Analog to digital converter ADC0 external reference input negative pin.	
ADC0_EXTP	0: PA1				\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				Analog to digital converter ADC0 ex- ternal reference in- put positive pin.	
BOOT_RX	0: PF1								Bootloader RX.	
BOOT_TX	0: PF0								Bootloader TX.	
	0: PA1	5: PD14				•	(2)			
CMU_CLK0	1: PB15	6: PF2							Clock Management Unit, clock output	
CWO_CERO	2: PC6	7: PF7							number 0.	
	3: PC11									
	0: PA0	4: PD10)	
CMU_CLK1	1: PB14	5: PD15							Clock Management Unit, clock output	
	2: PC7	6: PF3							number 1.	
	3: PC10	7: PF6							9	
	0: PB13	4: PA5							Clock Management	
CMU_CLKI0	1: PF7								Unit, clock input	
	2: PC6								number 0.	

Alternate	LOCATION								
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
1	0: PF0								Debug-interface Serial Wire clock input and JTAG Test Clock.
DBG_SWCLKTCK									Note that this function is enabled to the pin out of reset, and has a built-in pull down.
DBG_SWDIOTMS	0: PF1								Debug-interface Serial Wire data in- put / output and JTAG Test Mode Select.
BBG_GWBIGTIMG		7							Note that this function is enabled to the pin out of reset, and has a built-in pull up.
	0: PF2 1: PB13		0						Debug-interface Serial Wire viewer Output.
DBG_SWO	2: PD15 3: PC11			90	0/_				Note that this function is not enabled after reset, and must be enabled by software to be used.
	0: PF3								Debug-interface JTAG Test Data In.
DBG_TDI							64		Note that this function becomes available after the first valid JTAG command is received, and has a built-in pull up when JTAG is active.
	0: PF2								Debug-interface JTAG Test Data Out.
DBG_TDO									Note that this func- tion becomes avail- able after the first valid JTAG com- mand is received.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	7.0
FRC_DCLK	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	Frame Controller,
	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	Data Sniffer Clock.
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA2	4: PB11	8: PB15	12: PC9	16: PD10	20: PD14	24: PF2	28: PF6	
EDO DEDAME	1: PA3	5: PB12	9: PC6	13: PC10	17: PD11	21: PD15	25: PF3	29: PF7	Frame Controller,
FRC_DFRAME	2: PA4	6: PB13	10: PC7	14: PC11	18: PD12	22: PF0	26: PF4	30: PA0	Data Sniffer Frame active
	3: PA5	7: PB14	11: PC8		19: PD13	23: PF1	27: PF5	31: PA1	
O *	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	
EDO DOUT	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	Frame Controller,
FRC_DOUT	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	Data Sniffer Output.
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	
GPIO_EM4WU0	0: PF2								Pin can be used to wake the system up from EM4
GPIO_EM4WU1	0: PF7	7							Pin can be used to wake the system up from EM4
GPIO_EM4WU4	0: PD14		20,						Pin can be used to wake the system up from EM4
GPIO_EM4WU8	0: PA3			9/					Pin can be used to wake the system up from EM4
GPIO_EM4WU9	0: PB13			C	9/,				Pin can be used to wake the system up from EM4
GPIO_EM4WU12	0: PC10				6				Pin can be used to wake the system up from EM4
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	
I2C0_SCL	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	I2C0 Serial Clock
12C0_SCL	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	Line input / output.
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	
I2C0_SDA	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	I2C0 Serial Data in-
IZCU_SDA	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	put / output.
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	S .
LES_CH2	0: PD10								LESENSE channel 2.
LES_CH3	0: PD11								LESENSE channel 3.
LES_CH4	0: PD12								LESENSE channel 4.
LES_CH5	0: PD13								LESENSE channel 5.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
LES_CH6	0: PD14								LESENSE channel 6.
LES_CH7	0: PD15								LESENSE channel 7.
LES_CH8	0: PA0								LESENSE channel 8.
LES_CH9	0: PA1								LESENSE channel 9.
LES_CH10	0: PA2								LESENSE channel 10.
LES_CH11	0: PA3								LESENSE channel 11.
LES_CH12	0: PA4	2							LESENSE channel 12.
LES_CH13	0: PA5		2						LESENSE channel 13.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	
LETIMO OLITO	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	Low Energy Timer
LETIM0_OUT0	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	LETIM0, output channel 0.
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	
LETIM0_OUT1	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	Low Energy Timer LETIM0, output
LETIMO_OOTT	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	channel 1.
	3: PA4	7: PB13	11: PC7	15: PC11	·C	23: PF0	27: PF4	31: PA0	
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	
LEU0_RX	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	LEUART0 Receive
LEOU_KX	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	input.
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	LEUART0 Transmit
LEU0 TX	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	output. Also used as receive input in
LEGO_IX	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	half duplex commu-
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	nication.
LFXTAL_N	0: PB14								Low Frequency Crystal (typically 32.768 kHz) nega- tive pin. Also used as an optional ex- ternal clock input pin.
LFXTAL_P	0: PB15								Low Frequency Crystal (typically 32.768 kHz) posi- tive pin.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA3	4: PB12	8: PC6	12: PC10	16: PD11	20: PD15	24: PF3	28: PF7	
MODEM ANTO	1: PA4	5: PB13	9: PC7	13: PC11	17: PD12	21: PF0	25: PF4	29: PA0	MODEM antenna control output 0,
MODEM_ANT0	2: PA5	6: PB14	10: PC8	15: PD10	18: PD13	22: PF1	26: PF5	30: PA1	used for antenna diversity.
V _	3: PB11	7: PB15	11: PC9		19: PD14	23: PF2	27: PF6	31: PA2	arvereity:
Ox	0: PA4	4: PB13	8: PC7	12: PC11	16: PD12	20: PF0	24: PF4	28: PA0	
MODEM_ANT1	1: PA5	5: PB14	9: PC8	14: PD10	17: PD13	21: PF1	25: PF5	29: PA1	MODEM antenna control output 1,
MODEM_ANTI	2: PB11	6: PB15	10: PC9	15: PD11	18: PD14	22: PF2	26: PF6	30: PA2	used for antenna diversity.
	3: PB12	7: PC6	11: PC10		19: PD15	23: PF3	27: PF7	31: PA3	arronomy.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	
MODEM_DCLK	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	MODEM data clock
MODEM_DCLK	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	out.
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	
MODEM DIN	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	MODEM data in.
MODEM_DIN	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	MODEW data III.
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA2	4: PB11	8: PB15	12: PC9	16: PD10	20: PD14	24: PF2	28: PF6	
MODEM DOUT	1: PA3	5: PB12	9: PC6	13: PC10	17: PD11	21: PD15	25: PF3	29: PF7	MODEM data out.
MODEM_DOOT	2: PA4	6: PB13	10: PC7	14: PC11	18: PD12	22: PF0	26: PF4	30: PA0	MODEW data out.
	3: PA5	7: PB14	11: PC8		19: PD13	23: PF1	27: PF5	31: PA1	
OPA0_N	0: PA4								Operational Amplifier 0 external nega-
									tive input.
OPA0_P	0: PA2						0/		Operational Amplifier 0 external positive input.
OPA1_N	0: PD15								Operational Amplifier 1 external negative input.
OPA1_P	0: PD13							6	Operational Amplifier 1 external positive input.
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	9/0
DONTO COIN	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	Pulse Counter
PCNT0_S0IN	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	PCNT0 input number 0.
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	
DON'TO CAIN	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	Pulse Counter
PCNT0_S1IN	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	PCNT0 input num- ber 1.
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	
	0: PF0	4: PF4	8: PC6	12: PC10					
DDG ONG	1: PF1	5: PF5	9: PC7	13: PC11					Peripheral Reflex
PRS_CH0	2: PF2	6: PF6	10: PC8						System PRS, channel 0.
	3: PF3	7: PF7	11: PC9						
	0: PF1	4: PF5							
PRS_CH1	1: PF2	5: PF6							Peripheral Reflex
PRS_CHI	2: PF3	6: PF7							System PRS, chan- nel 1.
	3: PF4	7: PF0							
	0: PF2	4: PF6	Ó						
PRS_CH2	1: PF3	5: PF7	10						Peripheral Reflex System PRS, chan-
PRS_CHZ	2: PF4	6: PF0							nel 2.
	3: PF5	7: PF1							
	0: PF3	4: PF7	9: PD10	12: PD13					
PRS_CH3	1: PF4	5: PF0	10: PD11	13: PD14	7/				Peripheral Reflex System PRS, chan-
FRO_CITO	2: PF5	6: PF1	11: PD12	14: PD15	X				nel 3.
	3: PF6	7: PF2							
	1: PD10	4: PD13							Peripheral Reflex
PRS_CH4	2: PD11	5: PD14							System PRS, chan-
	3: PD12	6: PD15							nel 4.
	0: PD10	4: PD14					0/		
PRS_CH5	1: PD11	5: PD15							Peripheral Reflex System PRS, chan-
110_013	2: PD12								nel 5.
	3: PD13								
	0: PA0	4: PA4	8: PB13	12: PD10	16: PD14			C	20
PRS_CH6	1: PA1	5: PA5	9: PB14	13: PD11	17: PD15				Peripheral Reflex System PRS, chan-
FKS_CHO	2: PA2	6: PB11	10: PB15	14: PD12					nel 6.
	3: PA3	7: PB12		15: PD13					90
	0: PA1	4: PA5	8: PB14						70
DDS CU7	1: PA2	5: PB11	9: PB15						Peripheral Reflex
PRS_CH7	2: PA3	6: PB12	10: PA0						System PRS, channel 7.
	3: PA4	7: PB13							

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA2	4: PB11	8: PB15						
DDC CHO	1: PA3	5: PB12	9: PA0						Peripheral Reflex
PRS_CH8	2: PA4	6: PB13	10: PA1						System PRS, chan- nel 8.
	3: PA5	7: PB14							
Ox	0: PA3	4: PB12	8: PA0	12: PC7	16: PC11				
PRS_CH9	1: PA4	5: PB13	9: PA1	13: PC8					Peripheral Reflex System PRS, chan-
TRO_ONS	2: PA5	6: PB14	10: PA2	14: PC9					nel 9.
	3: PB11	7: PB15	11: PC6	15: PC10					
	0: PC6	4: PC10							
PRS_CH10	1: PC7	5: PC11							Peripheral Reflex System PRS, chan-
	2: PC8	2							nel 10.
	3: PC9								
	0: PC7	4: PC11	2						
PRS_CH11	1: PC8	5: PC6	(0)						Peripheral Reflex System PRS, chan-
_	2: PC9								nel 11.
	3: PC10		•	0/					
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	
TIM0_CC0	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	Timer 0 Capture Compare input /
	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11		26: PF2	30: PF6	output channel 0.
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10		24: PF1	28: PF5	
TIM0_CC1	1: PA2	5: PB11	9: PB15	13: PC9		21: PD14		29: PF6	Timer 0 Capture Compare input /
	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15		30: PF7	output channel 1.
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA2	4: PB11	8: PB15	12: PC9	16: PD10	20: PD14	24: PF2	28: PF6	
TIM0_CC2	1: PA3	5: PB12	9: PC6	13: PC10	17: PD11	21: PD15	25: PF3	29: PF7	Timer 0 Capture Compare input /
	2: PA4	6: PB13	10: PC7	14: PC11	18: PD12	22: PF0	26: PF4	30: PA0	output channel 2.
	3: PA5	7: PB14	11: PC8	10 0010	19: PD13	23: PF1	27: PF5	31: PA1	, O ·
	0: PA3	4: PB12	8: PC6	12: PC10	16: PD11	20: PD15	24: PF3	28: PF7	Timer O Compli
TIM0_CDTI0	1: PA4	5: PB13	9: PC7	13: PC11	17: PD12	21: PF0	25: PF4	29: PA0	Timer 0 Compli- mentary Dead Time
	2: PA5	6: PB14	10: PC8	15: PD10	18: PD13	22: PF1	26: PF5	30: PA1	Insertion channel 0.
	3: PB11	7: PB15	11: PC9	12: DC14	19: PD14	23: PF2	27: PF6	31: PA2	- '0
	0: PA4	4: PB13	8: PC7	12: PC11	16: PD12	20: PF0	24: PF4	28: PA0	Timer 0 Compli-
TIM0_CDTI1	1: PA5	5: PB14	9: PC8	14: PD10	17: PD13	21: PF1	25: PF5	29: PA1	mentary Dead Time
	2: PB11	6: PB15	10: PC9	15: PD11	18: PD14	22: PF2	26: PF6	30: PA2	Insertion channel 1.
	3: PB12	7: PC6	11: PC10		19: PD15	23: PF3	27: PF7	31: PA3	

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA5	4: PB14	8: PC8	13: PD10	16: PD13	20: PF1	24: PF5	28: PA1	
TIME OPTIO	1: PB11	5: PB15	9: PC9	14: PD11	17: PD14	21: PF2	25: PF6	29: PA2	Timer 0 Compli-
TIM0_CDTI2	2: PB12	6: PC6	10: PC10	15: PD12	18: PD15	22: PF3	26: PF7	30: PA3	mentary Dead Time Insertion channel 2.
	3: PB13	7: PC7	11: PC11		19: PF0	23: PF4	27: PA0	31: PA4	
10 ×	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	
TIM4 CC0	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	Timer 1 Capture
TIM1_CC0	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	Compare input / output channel 0.
	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	
TIM4 CC4	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	Timer 1 Capture
TIM1_CC1	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	Compare input / output channel 1.
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	
	0: PA2	4: PB11	8: PB15	12: PC9	16: PD10	20: PD14	24: PF2	28: PF6	
TIM1_CC2	1: PA3	5: PB12	9: PC6	13: PC10	17: PD11	21: PD15	25: PF3	29: PF7	Timer 1 Capture Compare input /
111011_002	2: PA4	6: PB13	10: PC7	14: PC11	18: PD12	22: PF0	26: PF4	30: PA0	output channel 2.
	3: PA5	7: PB14	11: PC8		19: PD13	23: PF1	27: PF5	31: PA1	
	0: PA3	4: PB12	8: PC6	12: PC10	16: PD11	20: PD15	24: PF3	28: PF7	
TIM1_CC3	1: PA4	5: PB13	9: PC7	13: PC11	17: PD12	21: PF0	25: PF4	29: PA0	Timer 1 Capture Compare input /
111111_000	2: PA5	6: PB14	10: PC8	15: PD10	18: PD13	22: PF1	26: PF5	30: PA1	output channel 3.
	3: PB11	7: PB15	11: PC9		19: PD14	23: PF2	27: PF6	31: PA2	
	0: PA2	4: PB11	8: PB15	12: PC9	16: PD10	20: PD14	24: PF2	28: PF6	
US0_CLK	1: PA3	5: PB12	9: PC6	13: PC10	17: PD11	21: PD15	25: PF3	29: PF7	USART0 clock in-
000_02.1	2: PA4	6: PB13	10: PC7	14: PC11	18: PD12	22: PF0	26: PF4	30: PA0	put / output.
	3: PA5	7: PB14	11: PC8		19: PD13	23: PF1	27: PF5	31: PA1	
	0: PA3	4: PB12	8: PC6	12: PC10	16: PD11	20: PD15	24: PF3	28: PF7	
US0_CS	1: PA4	5: PB13	9: PC7	13: PC11	17: PD12	21: PF0	25: PF4	29: PA0	USART0 chip se-
	2: PA5	6: PB14	10: PC8	15: PD10	18: PD13	22: PF1	26: PF5	30: PA1	lect input / output.
	3: PB11	7: PB15	11: PC9		19: PD14	23: PF2	27: PF6	31: PA2	70
	0: PA4	4: PB13	8: PC7	12: PC11	16: PD12	20: PF0	24: PF4	28: PA0	0.
US0_CTS	1: PA5	5: PB14	9: PC8	14: PD10	17: PD13	21: PF1	25: PF5	29: PA1	USART0 Clear To Send hardware
_	2: PB11	6: PB15	10: PC9	15: PD11	18: PD14	22: PF2	26: PF6	30: PA2	flow control input.
	3: PB12	7: PC6	11: PC10		19: PD15	23: PF3	27: PF7	31: PA3	
	0: PA5	4: PB14	8: PC8	13: PD10	16: PD13	20: PF1	24: PF5	28: PA1	
US0_RTS	1: PB11	5: PB15	9: PC9	14: PD11	17: PD14	21: PF2	25: PF6	29: PA2	USART0 Request To Send hardware
	2: PB12	6: PC6	10: PC10	15: PD12	18: PD15	22: PF3	26: PF7	30: PA3	flow control output.
	3: PB13	7: PC7	11: PC11		19: PF0	23: PF4	27: PA0	31: PA4	

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	USART0 Asynchro-
	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	nous Receive.
US0_RX	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	USART0 Synchro- nous mode Master
6	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	Input / Slave Output (MISO).
Ux	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	USART0 Asynchro- nous Transmit. Al-
	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	so used as receive
US0_TX	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	input in half duplex communication.
030_1X	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	USART0 Synchro-
),							nous mode Master Output / Slave In- put (MOSI).
	0: PA2	4: PB11	8: PB15	12: PC9	16: PD10	20: PD14	24: PF2	28: PF6	
1104 0116	1: PA3	5: PB12	9: PC6	13: PC10	17: PD11	21: PD15	25: PF3	29: PF7	USART1 clock in-
US1_CLK	2: PA4	6: PB13	10: PC7	14: PC11	18: PD12	22: PF0	26: PF4	30: PA0	put / output.
	3: PA5	7: PB14	11: PC8		19: PD13	23: PF1	27: PF5	31: PA1	
	0: PA3	4: PB12	8: PC6	12: PC10	16: PD11	20: PD15	24: PF3	28: PF7	
1164 66	1: PA4	5: PB13	9: PC7	13: PC11	17: PD12	21: PF0	25: PF4	29: PA0	USART1 chip se-
US1_CS	2: PA5	6: PB14	10: PC8	15: PD10	18: PD13	22: PF1	26: PF5	30: PA1	lect input / output.
	3: PB11	7: PB15	11: PC9		19: PD14	23: PF2	27: PF6	31: PA2	
	0: PA4	4: PB13	8: PC7	12: PC11	16: PD12	20: PF0	24: PF4	28: PA0	
US1_CTS	1: PA5	5: PB14	9: PC8	14: PD10	17: PD13	21: PF1	25: PF5	29: PA1	USART1 Clear To Send hardware
031_013	2: PB11	6: PB15	10: PC9	15: PD11	18: PD14	22: PF2	26: PF6	30: PA2	flow control input.
	3: PB12	7: PC6	11: PC10		19: PD15	23: PF3	27: PF7	31: PA3	
	0: PA5	4: PB14	8: PC8	13: PD10	16: PD13	20: PF1	24: PF5	28: PA1	
US1_RTS	1: PB11	5: PB15	9: PC9	14: PD11	17: PD14	21: PF2	25: PF6	29: PA2	USART1 Request To Send hardware
031_K13	2: PB12	6: PC6	10: PC10	15: PD12	18: PD15	22: PF3	26: PF7	30: PA3	flow control output.
	3: PB13	7: PC7	11: PC11		19: PF0	23: PF4	27: PA0	31: PA4	
	0: PA1	4: PA5	8: PB14	12: PC8	17: PD10	20: PD13	24: PF1	28: PF5	USART1 Asynchro-
1104 57	1: PA2	5: PB11	9: PB15	13: PC9	18: PD11	21: PD14	25: PF2	29: PF6	nous Receive.
US1_RX	2: PA3	6: PB12	10: PC6	14: PC10	19: PD12	22: PD15	26: PF3	30: PF7	USART1 Synchro- nous mode Master
	3: PA4	7: PB13	11: PC7	15: PC11		23: PF0	27: PF4	31: PA0	Input / Slave Output (MISO).

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PA0	4: PA4	8: PB13	12: PC7	16: PC11	20: PD12	24: PF0	28: PF4	USART1 Asynchro- nous Transmit. Al-
	1: PA1	5: PA5	9: PB14	13: PC8	18: PD10	21: PD13	25: PF1	29: PF5	so used as receive
US1_TX	2: PA2	6: PB11	10: PB15	14: PC9	19: PD11	22: PD14	26: PF2	30: PF6	input in half duplex communication.
O _×	3: PA3	7: PB12	11: PC6	15: PC10		23: PD15	27: PF3	31: PF7	USART1 Synchro- nous mode Master Output / Slave In- put (MOSI).
VDAC0_EXT	0: PA1								Digital to analog converter VDAC0 external reference input pin.
VDAC0_OUT0 / OPA0_OUT	0: PA3	2							Digital to Analog Converter DAC0 output channel number 0.
VDAC0_OUT0AL	0: PA5		2						Digital to Analog
T / OPA0_OUT- ALT	1: PD13		10						Converter DAC0 alternative output for channel 0.
	2: PD15								
VDAC0_OUT1 / OPA1_OUT	0: PD14			90					Digital to Analog Converter DAC0 output channel number 1.
VDAC0_OUT1AL	0: PD12) /				Digital to Analog
T / OPA1_OUT-	1: PA2				X				Converter DAC0 alternative output for
	2: PA4				`(),			channel 1.
	0: PA0	4: PA4		15: PB11	16: PB12		26: PC6	28: PC8	Wide timer 0 Cap-
WTIM0_CC0	1: PA1	5: PA5			17: PB13		27: PC7	29: PC9	ture Compare in-
_	2: PA2				18: PB14	"		30: PC10	put / output channel 0.
	3: PA3				19: PB15		6	31: PC11	
	0: PA2			13: PB11	16: PB14		24: PC6	28: PC10	Wide times 0 Can
WTIM0_CC1	1: PA3			14: PB12	17: PB15		25: PC7	29: PC11	Wide timer 0 Cap- ture Compare in-
	2: PA4			15: PB13			26: PC8		put / output channel
	3: PA5						27: PC9	C	<u>Y</u> 0
	0: PA4		11: PB11	12: PB12		22: PC6	24: PC8	30: PD10	Wild Fire So
WTIM0_CC2	1: PA5			13: PB13		23: PC7	25: PC9	31: PD11	Wide timer 0 Cap- ture Compare in-
				14: PB14			26: PC10		put / output channel 2.
				15: PB15			27: PC11		6

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
		7: PB11	8: PB12		18: PC6	20: PC8	26: PD10	28: PD12	
WITIMO COTIO			9: PB13		19: PC7	21: PC9	27: PD11	29: PD13	Wide timer 0 Com- plimentary Dead
WTIM0_CDTI0			10: PB14			22: PC10		30: PD14	Time Insertion channel 0.
			11: PB15			23: PC11		31: PD15	Citatilloi C.
Ox		5: PB11	8: PB14		16: PC6	20: PC10	24: PD10	28: PD14	
WIMO CDIII		6: PB12	9: PB15		17: PC7	21: PC11	25: PD11	29: PD15	Wide timer 0 Com- plimentary Dead
WTIM0_CDTI1		7: PB13			18: PC8		26: PD12	30: PF0	Time Insertion channel 1.
	0				19: PC9		27: PD13	31: PF1	
	3: PB11	4: PB12		14: PC6	16: PC8	22: PD10	24: PD12	28: PF0	
WITIMO CDTI2		5: PB13		15: PC7	17: PC9	23: PD11	25: PD13	29: PF1	Wide timer 0 Com- plimentary Dead
WTIM0_CDTI2		6: PB14			18: PC10		26: PD14	30: PF2	Time Insertion channel 2.
		7: PB15			19: PC11		27: PD15	31: PF3	

Certain alternate function locations may have non-interference priority. These locations will take precedence over any other functions selected on that pin (i.e. another alternate function enabled to the same pin inadvertently).

Some alternate functions may also have high speed priority on certain locations. These locations ensure the fastest possible paths to the pins for timing-critical signals.


The following table lists the alternate functions and locations with special priority.

Table 6.6. Alternate Functionality Priority

Alternate Functionality	Location	Priority
CMU_CLKI0	1: PF7	High Speed

6.6 Analog Port (APORT) Client Maps

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, DACs, etc. The APORT consists of a set of shared buses, switches, and control logic needed to configurably implement the signal routing. Figure 6.4 APORT Connection Diagram on page 154 shows the APORT routing for this device family (note that available features may vary by part number). A complete description of APORT functionality can be found in the Reference Manual.



Client maps for each analog circuit using the APORT are shown in the following tables. The maps are organized by bus, and show the peripheral's port connection, the shared bus, and the connection from specific bus channel numbers to GPIO pins.

In general, enumerations for the pin selection field in an analog peripheral's register can be determined by finding the desired pin connection in the table and then combining the value in the Port column (APORT), and the channel identifier (CH). For example, if pin

PF7 is available on port APORT2X as CH23, the register field enumeration to connect to PF7 would be APORT2XCH23. The shared bus used by this connection is indicated in the Bus column.

Table 6.7. ACMP0 Bus and Pin Mapping

PB12 PB13 PB13 PB14 PB14	APORTAX BUSBX	Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО
PORT 4 A PORT 4 A PORT 3 A PORT 2 A PORT 3 A POR	PORT 14Y APORT 13Y APORT 13Y APORT 13Y APORT 13X APORT 13X <th< td=""><td>APORT1X</td><td>BUSAX</td><td>),</td><td>•</td><td>^</td><td></td><td></td><td></td><td></td><td></td><td></td><td>PF6</td><td></td><td>PF4</td><td></td><td>PF2</td><td></td><td>PF0</td><td></td><td></td><td></td><td></td><td></td><td>PC10</td><td></td><td>PC8</td><td></td><td>PC6</td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	APORT1X	BUSAX),	•	^							PF6		PF4		PF2		PF0						PC10		PC8		PC6						
PORTAY APORTAX APORTAX APORTAX APORTAY BUSDY BUSCY BUSCX BUSBY PB14 PB13 PB14 PB14 PB12 PB13 PB12 PF4 PB12 PB11 PF6 PF6 PA11 PB11 PF6 PF6 PA4 PA5 PA7 PF0 PA4 PA1 PA6 PC10 PA6 PA7 PA7 PC6 PD14 PD15 PD14 PC6 PD14 PD15 PD14 PC6 PD14 PD13 PD14 PC6 PD14 PD13 PD14 PC6 PD10 PD11 PD10 PD10 PD10 PD11 PD10 PD10 PD10 PD10 PD10 PD10	PORTAY APORTAX APORTAX APORTAY BUSDY BUSCY BUSCX BUSBY PB14 PB13 PB14 PB14 PB12 PB13 PB12 PF4 PB11 PB11 PF1 PF4 PA4 PA5 PA6 PF6 PA7 PA7 PA7 PC6 PA0 PA15 PA16 PC6 PA0 PA16 PA16 PC6 PA1 PA1 PA2 PC10 PA0 PA16 PA2 PC10 PA1 PA1 PA2 PC10 PA1 PA1 PA3 PA4 PC6 PA1 PA1 PA1 PC6 PA1 PD15 PD14 PC6 PD14 PD11 PD11 PD10 PD10 PD11 PD10 PD10	APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
PORT4Y APORT4X APORT3Y APORT3X BUSDX BUSCX BUSCX BB14 BB15 BB14 PB13 PB13 PB12 PB12 PB11 PB12 PB11 PB11 PB12 PA4 PA5 PA4 PA4 PA3 PA3 PA0 PA1 PA0 PA0 PD15 PD14 PD14 PD15 PD14 PD14 PD11 PD11 PD10 PD10 PD10 PD10 PD10 PD10	PORT4Y APORT4X APORT3X APORT3X BUSDX BUSCX BUSCX BB14 BB15 BB14 PB13 PB13 PB12 PB12 PB11 PB12 PB11 PB11 PB12 PA4 PA5 PA4 PA4 PA3 PA3 PA0 PA1 PA0 PA0 PA15 PA0 PD14 PD15 PD14 PD12 PD13 PD14 PD10 PD10 PD10 PD10 PD10 PD10	APORT2X	BUSBX						C		5	PF7		PF5		PF3		PF1						PC11		PC9		PC7							
PORT4Y APORT4X APORT3Y BUSDY BUSDX BUSCY PB14 PB13 PB13 PB12 PB11 PB11 PA4 PA3 PA3 PA0 PD15 PD15 PD14 PD15 PD15 PD14 PD11 PD11 PD12 PD11 PD11 PD11 PD11 PD11	PORT4Y APORT4X APORT3Y BUSDY BUSDX BUSCY PB14 PB15 PB15 PB14 PB13 PB13 PB12 PB11 PB11 PA4 PA5 PA4 PA1 PA1 PA0 PD15 PD15 PD14 PD15 PD15 PD14 PD11 PD11 PD10 PD11	APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
PORT4Y APORT4X BUSDY BUSDX PB14 PB14 PB13 PB12 PB11 PB4 PA5 PA6 PA6 PA7 PA7 PA7 PA1 PA1 PA1 PA1 PA1	PORT4Y APORT4X BUSDY BUSDX PB14 PB13 PB12 PB13 PB13 PB13 PB14 PB13 PB14 PB14 PB15 PA1 PA2 PA3 PA4 PA1 PA1 PA1 PD14 PD14 PD14 PD14 PD11 PD11	APORT3X	BUSCX		PB14		PB12										>						PA4		PA2		PA0		PD14		PD12		PD10		
PORT4Y 3USDY BB14 PB14 PB12 PA4 PA0 PD14 PD12	PORT4Y 3USDY PB14 PB12 PB12 PA4 PA0 PD14 PD16	APORT3Y	BUSCY	PB15		PB13		PB11									C				×	PA5		PA3		PA1		PD15		PD13		PD11			
APORT4Y BUSDY BUSDY PB14 PB12 PB12 PA4 PA4 PA0 PD14 PD12	APORT4Y BUSDY BUSDY PB14 PB12 PA4 PD14 PD12 PD10 PD10	APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11			
		APORT4Y	BUSDY		PB14		PB12																PA4		PA2										

Table 6.8. ACMP1 Bus and Pin Mapping

APORT4Y APORT4X APORT3X APORT3X APORT3X APORT3X APORT3X APORT3X APORT3X APORT3X APORT1Y APORT1Y <t< th=""><th>APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX BUSDX BUSD</th><th>Port</th><th>Bus</th><th>CH31</th><th>СН30</th><th>CH29</th><th>CH28</th><th>CH27</th><th>CH26</th><th>CH25</th><th>CH24</th><th>CH23</th><th>CH22</th><th>CH21</th><th>CH20</th><th>CH19</th><th>CH18</th><th>CH17</th><th>CH16</th><th>CH15</th><th>CH14</th><th>CH13</th><th>CH12</th><th>CH11</th><th>CH10</th><th>СНЭ</th><th>СН8</th><th>CH7</th><th>СН6</th><th>CH5</th><th>CH4</th><th>СНЗ</th><th>СН2</th><th>CH1</th><th>СНО</th></t<>	APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX APORTAX BUSDX BUSD	Port	Bus	CH31	СН30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	СН8	CH7	СН6	CH5	CH4	СНЗ	СН2	CH1	СНО
14V APORTAX APORT3X APORT2X APORT2X DY BUSDX BUSCY BUSCX BUSBX BUSBX 4 PB15 PB14 PB14 PF7 2 PB13 PB12 PF6 PF7 PB11 PB11 PF1 PF7 PB11 PB11 PF6 PF6 PB11 PB11 PF6 PF7 PB11 PB11 PF6 PF7 PA1 PA2 PF0 PF1 PA3 PA4 PA6 PC9 PA4 PA6 PC8 PC7 PD15 PD14 PC6 PC7 PD11 PD11 PD10 PD10 PC7 PD11 PD11 PD10 PD10 PD10	14Y APORTAX APORT3X APORT2X APORT2X DY BUSDX BUSCX BUSBY BUSBX 4 PB15 PB16 PB17 2 PB13 PB13 PB12 8 PB11 PB11 PF6 9 PF6 PF7 10 PF7 PF7 11 PB11 PB11 PF1 12 PA2 PF0 PF1 13 PA3 PA4 PC1 14 PA3 PA4 PC7 14 PD15 PD14 PC6 14 PD13 PD14 PC7 15 PD11 PD11 PD10 16 PD11 PD10 PD10	APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
14Y APORT4X APORT3Y APORT3X APORT2Y DY BUSDX BUSCX BUSBY BB15 PB16 PB14 PB13 PB13 PB14 PB14 PB15 PF6 PB11 PB11 PF6 PB11 PB11 PF6 PB11 PB11 PF6 PA2 PA4 PF6 PA3 PA4 PF0 PA1 PA1 PA2 PC10 PA3 PA4 PA0 PC8 PA1 PA1 PA0 PC8 PD15 PD15 PD14 PC6 PD13 PD14 PC6 PD11 PD11 PD10 PD10 PD11 PD11 PD10 PD10	14Y APORTAX APORTAX APORTAY DY BUSDX BUSCX BUSBY PB15 PB16 PB14 PB14 PB13 PB13 PB12 PB12 PB11 PB11 PB12 PF6 PB11 PB11 PF6 PF6 PB11 PB11 PF6 PF6 PA2 PA3 PA4 PF6 PA3 PA4 PA6 PF6 PA1 PA1 PA0 PC8 PD15 PD15 PD14 PC6 PD13 PD14 PC6 PD16 PD11 PD11 PD10 PD10 PD11 PD11 PD10 PD10	_	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
14Y APORTAX APORT3Y APORT3X 17 BUSDX BUSCX BUSCX 18 PB14 PB14 PB14 2 PB13 PB12 PB12 2 PB11 PB12 PB12 4 PA5 PA6 PA4 4 PA3 PA3 PA6 4 PA1 PA1 PA0 4 PD15 PD14 4 PD15 PD14 5 PD14 PD14 6 PD13 PD16 7 PD11 PD11 8 PD11 PD10 9 PD11 PD11 1 PD11 PD10	14Y APORTAX APORT3Y APORT3X 17 BUSDX BUSCX BUSCX 18 PB14 PB14 PB14 2 PB13 PB12 PB12 2 PB11 PB12 PB12 4 PA5 PA6 PA4 4 PA3 PA3 PA6 4 PA1 PA1 PA0 4 PD15 PD14 4 PD15 PD14 5 PD14 PD14 6 PD13 PD16 7 PD11 PD11 8 PD11 PD10 9 PD11 PD11 1 PD11 PD10	APORT2X	BUSBX				S					PF7		PF5		PF3		PF1						PC11		PC9		PC7							
14Y APORT4X APORT3Y BUSDX BUSCY PB15 PB15 2 PB13 PB13 2 PB11 PB11 PB11 PB11 PB11 PB11 PB11 PB11	14Y APORT4X APORT3Y BUSDX BUSCY PB15 PB15 2 PB13 PB13 2 PB11 PB11 PB11 PB11 PB11 PB11 PB11 PB11	APORT2Y	BUSBY								>		PF6		PF4		PF2		PF0						PC10		PC8		PC6						
DY BUSDX BUSDX PB15 2 4 PB13 2 PB11 PB13 2 PA1 PA3 4 PD15 0 PD15 0 PD11 0 0 PD11 0	DY BUSDX BUSDX PB15 2 4 PB13 2 PB11 PB13 2 PA1 PA3 4 PD15 0 PD15 0 PD11 0 0 PD11 0	APORT3X	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
4 0 5 0 6 0 6 0 7 0 8 0 8 0 9 0 9 0 9 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 <t< td=""><td>4 0 5 0 6 0 6 0 7 0 8 0 8 0 9 0 9 0 9 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 <t< td=""><td>APORT3Y</td><td>BUSCY</td><td>PB15</td><td></td><td>PB13</td><td></td><td>PB11</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td>PA5</td><td></td><td>PA3</td><td></td><td>PA1</td><td></td><td>PD15</td><td></td><td>PD13</td><td></td><td>PD11</td><td></td><td></td><td></td></t<></td></t<>	4 0 5 0 6 0 6 0 7 0 8 0 8 0 9 0 9 0 9 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 10 0 <t< td=""><td>APORT3Y</td><td>BUSCY</td><td>PB15</td><td></td><td>PB13</td><td></td><td>PB11</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>></td><td></td><td></td><td></td><td></td><td>PA5</td><td></td><td>PA3</td><td></td><td>PA1</td><td></td><td>PD15</td><td></td><td>PD13</td><td></td><td>PD11</td><td></td><td></td><td></td></t<>	APORT3Y	BUSCY	PB15		PB13		PB11									>					PA5		PA3		PA1		PD15		PD13		PD11			
APORT4Y BUSDY BUSDY PB14 PB12 PA0 PA0 PD14 PD14 PD12	BUSDY BUSDY PB14 PB14 PB12 PB15 PB16 PB17 PB17 PB18 PB18 PB18 PB18 PB18 PB18 PB18 PB18	APORT4X	BUSDX	PB15		PB13		PB11													×	PA5		PA3		PA1		PD15		PD13		PD11			
		APORT4Y	BUSDY		PB14		PB12																PA4	1	PA2		PA0		PD14		PD12		PD10		

Table 6.9. ADC0 Bus and Pin Mapping

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	СНО
APORT1X	BUSAX										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT1Y	BUSAY			?						PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2X	BUSBX									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY								>		PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3X	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
APORT3Y	BUSCY	PB15		PB13		PB11								Ç	7					PA5		PA3		PA1		PD15		PD13		PD11			
APORT4X	BUSDX	PB15		PB13		PB11													×	PA5		PA3		PA1		PD15		PD13		PD11			
APORT4Y	BUSDY		PB14		PB12																PA4	1	PA2		PA0		PD14		PD12		PD10		

Table 6.10. IDAC0 Bus and Pin Mapping

¥	ш																																
											Т	able	6.1	0. I	DAG	C0 E	Bus a	and	Pin	Maj	ppir	ng	C	1	2								
Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	СН8	CHI	9Н0	CH5	CH4	СНЗ	CH2	CH1	СНО
APORT1X	BUSCX		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		
APORT1Y	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11			S

Table 6.11. VDAC0 / OPA Bus and Pin Mapping

PET	Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	СН8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	유 당 당
APORT2X APORT1X APORT3Y APORT3Y	OP.	A0_	N																															
APORTIZX APORTIZX APORTIZX APORTIZY APORTIZY APORTIZY APORTIZY APORTIZY APORTIZY BUSCY	APORT1Y	BUSAY),	<							PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT3X APORT1X APORT1X APORT4Y BUSCX BUSBX BUSBX BUSDY PB14 PB14 PB14 PB12 PF6 PB12 PF3 PF6 PF6 PF3 PF6 PA4 PA4 PF7 PA6 PA2 PC11 PA6 PA3 PC3 PA6 PA4 PC6 PA6 PA0 PC7 PC6 PD14 PC6 PD14 PD15 PD10 PD10 PD10 PD10 PD10	APORT2Y	BUSBY	•		\							PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3X APORT2X APORT1X BUSCX BUSBX BUSAX BUSAX BUSBX BUSAX APORT1X APORT1X APORT2X APORT1X APORT2X APORT1X APORT2 APORT3X APORT1X APORT3 APORT4 APORT3 APORT5 APOR	APORT3Y	BUSCY	PB15		PB13		PB11)	5											PA5		PA3		PA1		PD15		PD13		PD11			
APORT3X APORT2X APORT1X BUSCX BUSBX BUSAX PB14 PF6 PF6 PB12 PF7 PF6 PF3 PF7 PF6 PF4 PF1 PF6 PA4 PC11 PC10 PA2 PC3 PC40 PA0 PC7 PC6 PD14 PC7 PC6 PD12 PD10 PC10	APORT4Y	BUSDY		PB14		PB12						>										PA4		PA2		PA0		PD14		PD12		PD10		
APORT3X APORT2X BUSCX BUSBX BUSCX BUSBX PB14 PB12 PF7 PF7 PP4 PC11 PA4 PC11 PA2 PC3 PC4 PD14 PD14 PD15	OP	A0_	Р	•		•) _																			,	
APORT3X BUSCX BUSCX PB14 PB14 PA4 PA0 PA0 PD14 PD10	APORT1X	BUSAX										PF6		PF4		PF2	,	PF0						PC10		PC8		PC6						
	APORT2X	BUSBX									PF7		PF5		PF3		PF1) X			PC11		PC9		PC7							
DRT4X JSDX 9815 9813 9813 9814 9814 9817 9817 9817	APORT3X	BUSCX		PB14		PB12																PA4	1	PA2		PA0		PD14		PD12		PD10		
	APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3	C	PA1	7	PD15		PD13		PD11			

Port	Bus	CH31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	9Н2	CH5	CH4	СНЗ	CH2	CH1	СНО
OF	PA1_	N					1																										
APORT2Y APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y	BUSBY),									PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11			
APORT4Y	BUSDY		PB14		PB12	C	C		5												PA4		PA2		PA0		PD14		PD12		PD10		
OF	A1_	Р									5																						
APORT1X	BUSAX										9 4 4	S	PF4		PF2		PF0						PC10		PC8		PC6						
APORT2X	BUSBX									PF7		PF5		PF3	>	PF1						PC11		PC9		PC7							
APORT3X	BUSCX		PB14		PB12														×		PA4		PA2		PA0		PD14		PD12		PD10		
APORT4X	BUSDX	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11			
VD	AC	0_0	JT0	/ OI	PA0	_0L	JT																C	J,)								
APORT1Y	BUSAY									PF7		PF5		PF3		PF1						PC11		PC9	7	PC7							
APORT2Y	BUSBY										PF6		PF4		PF2		PF0						PC10		PC8		PC6				*		
APORT3Y	BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11			2
APORT4Y	BUSDY		PB14		PB12																PA4		PA2		PA0		PD14		PD12		PD10		

	_	0	െ	80		ဖ	വ	4	က	2	-	0	െ	60		ဖ	ഗ	4	ю В	2	_	0										
Port Bus	СН31	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СНЭ	CH8	CH7	СН6	СН5	CH4	СНЗ	CH2	CH1	왕
VDAC	O_0l	JT1	/ OF	PA1 _.	_0L	JT							I		1						T											
APORT1Y BUSAY									PF7		PF5		PF3		PF1						PC11		PC9		PC7							
APORT2Y APORT1Y BUSBY BUSAY										PF6		PF4		PF2		PF0						PC10		PC8		PC6						
APORT3Y BUSCY	PB15		PB13		PB11														PA5		PA3		PA1		PD15		PD13		PD11			
APORT4Y BUSDY		PB14		PB12	C	C)	5												PA4		PA2		PA0		PD14		PD12		PD10		
																		Č		Vd	1									· • • • • • • • • • • • • • • • • • • •		Š

7. QFN48 Package Specifications

7.1 QFN48 Package Dimensions




Table 7.1. QFN48 Package Dimensions

Dimension	Min	Тур	Max								
A	0.80	0.85	0.90								
A1	0.00	0.02	0.05								
A3		0.20 REF									
b X	0.18	0.25	0.30								
D	6.90	7.00	7.10								
E	6.90	7.00	7.10								
D2	4.60	4.70	4.80								
E2	4.60	4.70	4.80								
е	0.50 BSC										
L	0.30	0.40	0.50								
К	0.20	_	_								
R	0.09	_	0.14								
aaa	10	0.15									
bbb	7	0.10									
ccc	101	0.10									
ddd	40	0.05									
eee		0.08									
fff		0.10									
	•										

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
- all Boo, 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

7.2 QFN48 PCB Land Pattern




Figure 7.2. QFN48 PCB Land Pattern Drawing

Table 7.2. QFN48 PCB Land Pattern Dimensions

Dimension	Тур
S1	6.01
S	6.01
L1	4.70
W1	4.70
е	0.50
W	0.26
O L	0.86

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 7. A 4x4 array of 0.75 mm square openings on a 1.00 mm pitch can be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended,
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Note: Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.

7.3 QFN48 Package Marking



Figure 7.3. QFN48 Package Marking

The package marking consists of:

- PPPPPPPP The part number designation.
 - 1. Family Code (B | M | F)
 - 2. G (Gecko)
 - 3. Series (1, 2,...)
 - 4. Device Configuration (1, 2,...)
 - 5. Performance Grade (P | B | V)
 - 6. Feature Code (1, 2,...)
 - 7. TRX Code (3 = TXRX | 2 = RX | 1 = TX)
 - 8. Band (1 = Sub-GHz | 2 = 2.4 GHz | 3 = Dual-band)
 - 9. Flash (J = 1024K | H = 512K | G = 256K | F = 128K | E = 64K | D = 32K)
 - 10. Temperature Grade (G = -40 to 85 | I = -40 to 125)
- · YY The last 2 digits of the assembly year.
- · WW The 2-digit workweek when the device was assembled.
- TTTTTT A trace or manufacturing code. The first letter is the device revision.

8. QFN32 Package Specifications

8.1 QFN32 Package Dimensions




Table 8.1. QFN32 Package Dimensions

Dimension	Min	Тур	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20 REF	
b	0.18	0.25	0.30
D/E	4.90	5.00	5.10
D2/E2	3.40	3.50	3.60
E		0.50 BSC	
L	0.30	0.40	0.50
К	0.20	_	_
R	0.09	_	0.14
aaa	74	0.15	
bbb	1/2	0.10	
ccc	10	0.10	
ddd	7	0.05	
eee	101	0.08	
fff	40	0.10	

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
- 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8.2 QFN32 PCB Land Pattern




Figure 8.2. QFN32 PCB Land Pattern Drawing

Table 8.2. QFN32 PCB Land Pattern Dimensions

Dimension	Тур
S1	4.01
S	4.01
L1	3.50
W1	3.50
е	0.50
W	0.26
L	0.86

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be $60 \mu m$ minimum, all the way around the pad.
- 4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 5. The stencil thickness should be 0.125 mm (5 mils).
- 6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 7. A 3x3 array of 0.85 mm square openings on a 1.00 mm pitch can be used for the center ground pad.
- 8. A No-Clean, Type-3 solder paste is recommended,
- 9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

Note: Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.

8.3 QFN32 Package Marking



Figure 8.3. QFN32 Package Marking

The package marking consists of:

- PPPPPPPP The part number designation.
 - 1. Family Code (B | M | F)
 - 2. G (Gecko)
 - 3. Series (1, 2,...)
 - 4. Device Configuration (1, 2,...)
 - 5. Performance Grade (P | B | V)
 - 6. Feature Code (1, 2,...)
 - 7. TRX Code (3 = TXRX | 2 = RX | 1 = TX)
 - 8. Band (1 = Sub-GHz | 2 = 2.4 GHz | 3 = Dual-band)
 - 9. Flash (J = 1024K | H = 512K | G = 256K | F = 128K | E = 64K | D = 32K)
 - 10. Temperature Grade (G = -40 to 85 | I = -40 to 125)
- · YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.
- 32K) • TTTTTT – A trace or manufacturing code. The first letter is the device revision.

9. Revision History

Revision 1.6

September, 2024

• Updated Table 2.1 Ordering Information on page 3.

Revision 1.5

June, 2022

- Updated 3.6.3 Real Time Counter and Calendar (RTCC) to remove AUXHFRCO as a clock source.
- Updated 4.1.1 Absolute Maximum Ratings absolute voltage of sub-GHz and 2.4 GHz RF pins..
- Added timing specifications for RESETn low time and clarified V_{IL} and V_{IH} logic levels for RESETn pins in Table 4.38 General-Purpose I/O (GPIO) on page 79.
- Corrected document references for component values and added document reference to IPD solutions in 5.2 RF Matching Networks
- Added a note to Table 7.2 QFN48 PCB Land Pattern Dimensions on page 164 and Table 8.2 QFN32 PCB Land Pattern Dimensions on page 169.
- · Removed all references to RFSENSE

Revision 1.4

December, 2020

- Removed EFR32MG14P731F256GM48-B from Table 2.1 Ordering Information on page 3.
- Changed maximum available number of GPIO from 32 to 31 throughout document due to the removal of OPN EFR32MG14P731F256GM48-B.
- Removed section 6.3 QFN48 Sub-GHz Device Pinout.
- · Removed PD9 from all pin functionality and pin mapping tables throughout document.



Revision 1.3

September, 2020

- In 1. Feature List, removed Wake on Radio reference.
- In the front page block diagram, updated the lowest energy mode for LETIMER.
- Updated 3.6.4 Low Energy Timer (LETIMER) lowest energy mode.
- In 4.1.2.1 General Operating Conditions for f_{CORF}:
 - Added conditions for all usable wait state settings
 - Corrected maximum specification from 20 MHz to 7 MHz for test condition VSCALE0, MODE = WS0
- In, 4.1.14 General-Purpose I/O (GPIO), added footnotes to V_{IL}, V_{IH} (footnote 1), and R_{PUD} (footnote 2).
- In 4.1.15 Voltage Monitor (VMON), updated test conditions for I_{VMON}.
- In 4.1.18 Digital to Analog Converter (VDAC), updated test conditions for IDAC, 200 Hz refresh rate.
- Updated External PA supply connection conditions for SPUR_{HARM} ETSI and SPUR_{OOB_ETSI} in section 4.1.10.3 Sub-GHz RF Transmitter characteristics for 868 MHz Band.
- In 4.1.10.1 Sub-GHz RF Transmitter characteristics for 915 MHz Band:
 - · Corrected FCC reference for non-restricted bands in:
 - SPUR_{HARM_FCC_20}
 - SPUR_{OOB FCC 20}
 - SPUR_{HARM_FCC_14}
 - SPUR_{OOB_FCC_14}
 - Updated typical and maximum specifications for restricted bands (30-88 MHz) in:
 - SPUR_{OOB_FCC_20}
 - SPUR_{OOB FCC 14}
 - · Added footnote to PSD.
- In 4.1.10.2 Sub-GHz RF Receiver Characteristics for 915 MHz Band, updated typical and maximum specifications for SPUR_{RX ARIB}, 930-1000 MHz, RBW=100 kHz.
- In 7.3 QFN48 Package Marking, updated feature code.
- In 8.3 QFN32 Package Marking, updated feature code.
- · Minor typographical, style, and phrasing changes throughout document.

Revision 1.2

August, 2018

- · Removed TRNG.
- "PAVDD" references in Sub-GHz specification tables clarified to refer to "External PA Supply". The PAVDD pin is for the 2.4 GHz
- · GPIO Functionality table re-sorted to list pins alphabetically by GPIO Name column.

Revision 1.1

March, 2018

- GPIO Functionality table re-sorted to list pins approach.
 Added EFR32MG14P731F256GM48-B part number and associated pinout information.

 Revision 1.1
 March, 2018

 Removed PLFRCO.
 Removed 2 Mbps sensitivity plot from Figure 4.11 2.4 GHz RF Receiver Sensitivity on page 109.
 Figure 6.4 APORT Connection Diagram on page 154: Corrected OPA output connections to route through "Y" buses.
 Removed "Confidential" watermark.

Revision 1.0


October, 2017

- Front Page: Fixed PLFRCO EM mode color.
- Front Page and Feature List: Updated highlighted features for consistency across product line.
- Multiprotocol support added to Ordering Information descriptions.
- Ordering Code Key Figure: Removed L (BGA) from package designation.
- System Overview: Memory maps updated with LE peripherals and new formatting.
- Absolute Maximum Ratings Table: Added footnote to clarify VDIGPIN specification for 5V tolerant GPIO.
- General Operating Conditions Table: Added footnote for additional information on peak current during voltage scaling operations.
- Updated all specification table values, conditions, and footnotes according to latest characterization data, spec standards, and production test limits.
- · Sub-GHz RF Receiver Characteristics for 868 MHz Band Table: Removed BPSK DSSS signal specifications from table and foot-
- 2.4 GHz RF Transmitter Output Power Figure: Extended temperature range to 125 C.
- · 2.4 GHz RF Receiver Sensitivity Figure: Updated with latest characterization data and added 125 C operational plots.
- Updated pinout table formatting.
- Removed 2 Mbps BLE RX and TX specification tables and associated information.

Revision 0.1

June 21, 2017

Initial release.





IoT Portfolio www.silabs.com/IoT



SW/HW www.silabs.com/simplicity



Quality www.silabs.com/quality



Support & Community www.silabs.com/community

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs p

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals®, WiSeConnect, n-Link, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, Precision32®, Simplicity Studio®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA