







UCC27200-Q1 SLUS822D - JUNE 2008 - REVISED JULY 2024

UCC27200-Q1 Automotive 120V, 3A/3A Half-Bridge Driver with 8V UVLO

1 Features

- AEC-Q100 qualified for automotive applications: device temperature grade 1
- -40°C to +150°C junction temperature range
- Drives two N-channel MOSFETs in high-side and low-side configuration
- Maximum boot voltage: 120V
- Maximum V_{DD} voltage: 20V
- On-chip $0.65V V_F$, $0.65\Omega R_D$ bootstrap diode
- 22ns propagation delay times
- 3A sink, 3A source output currents
- 8ns rise and 7ns fall time with 1000pF load
- 1ns delay matching

2 Applications

- Automotive DC/DC converters and OBC
- 2-wheeler and 3-wheeler traction drive and battery
- Electric power steering (EPS)
- Wireless charging
- Smart glass module

3 Description

UCC27200-Q1 high frequency MOSFET drivers includes a 120V bootstrap diode and high-side and low-side drivers with independent inputs for maximum control flexibility. This allows for N-channel MOSFET control in half-bridge, fullbridge, two-switch forward, and active-clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 1ns between the turnon and turnoff of each other.

An on-chip bootstrap diode eliminates the external discrete diodes. Undervoltage lockout is provided for both the high-side and the low-side drivers, forcing the outputs low if the drive voltage is below the specified threshold.


The UCC27200-Q1 has high-noise-immune CMOS input thresholds.

The device is offered in the 8-pin SO PowerPAD™ (DDA) package.

Device Information

| PART NU | MBER | PACKAGE ⁽¹⁾ | BODY SIZE (NOM) |
|-----------|------|--------------------------------------|-----------------|
| UCC27200- |) 1 | DDA (PowerPAD TM SOIC, 8) | 4.9mm × 3.9mm |

For all available packages, see Section 12.



Simplified Application Diagram



Table of Contents

| 1 Features1 | 7 Application and Implementation12 |
|---------------------------------------|---|
| 2 Applications1 | 7.1 Application Information12 |
| 3 Description1 | 7.2 Typical Application12 |
| 4 Pin Configuration and Functions3 | 8 Power Supply Recommendations16 |
| 5 Specifications4 | 9 Layout16 |
| 5.1 Absolute Maximum Ratings4 | 9.1 Layout Guidelines16 |
| 5.2 ESD Ratings4 | 9.2 Layout Example17 |
| 5.3 Recommended Operating Conditions4 | 10 Device and Documentation Support18 |
| 5.4 Thermal Information4 | 10.1 Documentation Support18 |
| 5.5 Electrical Characteristics5 | 10.2 Receiving Notification of Documentation Updates 18 |
| 5.6 Switching Characteristics5 | 10.3 Support Resources18 |
| 5.7 Timing Diagrams6 | 10.4 Trademarks18 |
| 5.8 Typical Characteristics7 | 10.5 Electrostatic Discharge Caution18 |
| 6 Detailed Description10 | 10.6 Glossary18 |
| 6.1 Overview10 | 11 Revision History19 |
| 6.2 Functional Block Diagram10 | 12 Mechanical, Packaging, and Orderable |
| 6.3 Feature Description10 | Information20 |
| 6.4 Device Functional Modes11 | |



4 Pin Configuration and Functions




Figure 4-1. DDA Package 8-Pin SO With PowerPAD Top View

Table 4-1. Pin Functions

| P | IN | TYPE (1) | DESCRIPTION |
|---------------|-----------------|-----------------|---|
| NO. | NAME | ITPE(") | DESCRIPTION |
| 1 | V _{DD} | Р | Positive supply to the lower gate driver. Decouple this pin to V_{SS} (GND). Typical decoupling capacitor range is $0.22\mu F$ to $1\mu F$. |
| 2 | НВ | I | High-side bootstrap supply. The bootstrap diode is on-chip, but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022μF to 0.1μF, however, the value is dependant on the gate charge of the high-side MOSFET. |
| 3 | НО | 0 | High-side output. Connect to the gate of the high-side power MOSFET. |
| 4 | HS | I | High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin. |
| 5 | HI | I | High-side input |
| 6 | LI | I | Low-side input |
| 7 | V _{SS} | 0 | Negative supply terminal for the device which is generally grounded |
| 8 | LO | _ | Low-side output. Connect to the gate of the low-side power MOSFET. |
| PowerPAD™ (2) | PowerPAD™ | _ | Electrically referenced to V_{SS} (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance. |

⁽¹⁾ I = Input, O = Output, P = Power

⁽²⁾ The thermal pad is not directly connected to any leads of the package; however, it is electrically and thermally connected to the substrate which is the ground of the device.



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range and all voltages are with respect to V_{ss} (unless otherwise noted).⁽¹⁾

| | | 3 3 1 | MIN | MAX | UNIT |
|-----------------------------------|--------------------------------------|--|-----------------------|--|------|
| V _{DD} | Supply voltage | | -0.3 | 20 | V |
| V _{HI} , V _{LI} | Input voltages on HI and LI | | -0.3 | 20 | V |
| V | V _{LO} Output voltage on LO | DC | -0.3 | V _{DD} + 0.3 | V |
| V _{LO} | Output voltage on LO | Repetitive pulse < 100 ns ⁽²⁾ | -2 | V _{DD} + 0.3 | V |
| | | DC | V _{HS} - 0.3 | V _{HB} + 0.3 | |
| V _{HO} | V _{HO} Output voltage on HO | Repetitive pulse < 100 ns ⁽²⁾ | V _{HS} – 2 | V _{HB} + 0.3, (V _{HB} - V _{HS} <20) | V |
| ., | Voltage on US | DC | -1 | 120 | V |
| V _{HS} | Voltage on HS | Repetitive pulse < 100 ns ⁽²⁾ | -5 | 120 | V |
| V _{HB} | Voltage on HB | · | -0.3 | 120 | V |
| Voltage on HB-HS | | | -0.3 | 20 | V |
| TJ | Operating junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

| | | | VALUE | UNIT |
|--------|--|---|-------|------|
| V | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ | ±2000 | V |
| V(ESD) | V _(ESD) Electrostatic discharge | Charged-device model (CDM), per AEC Q100-011 | ±1000 | v |

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

Over operating free-air temperature range and all voltages are with respect to V_{ss} (unless otherwise noted).

| | • | 0 | | | | 33 (| | , | |
|------------------|---|--------------------|--------------|--|------|---------------------------|-----|-----|------|
| | | | | | | MIN | NOM | MAX | UNIT |
| V_{DD} | | Supply voltage | | | | 8 | 12 | 17 | V |
| ., | | Voltage on HS | | | | -1 | | 105 | |
| V _{HS} | | Voltage on HS (| repetitive p | ulse < 100 ns) ⁽¹⁾ | | -5 | | 110 | V |
| V _{HB} | | Voltage on HB | | V _{HS} + 8.0, V _{DD} - 1 | | V _{HS} + 17, 115 | • | | |
| SR _{HS} | | Voltage slew rat | e on HS | | | | | 50 | V/ns |
| TJ | | Operating junction | on tempera | ature | | -40 | | 150 | °C |

⁽¹⁾ Values are verified by characterization and are not production tested.

5.4 Thermal Information

| | | UCC27200-Q1 | |
|-----------------------|--|-------------------------|------|
| | THERMAL METRIC ⁽¹⁾ | DDA (PowerPad™ SOIC) | |
| | | 8 Pins | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 44.8 | °C/W |
| R _{0JC(top)} | Junction-to-case (top) thermal resistance | 68.5 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 20 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 6.9 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 20 | °C/W |

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

⁽²⁾ Values are verified by characterization and are not production tested.

5.4 Thermal Information (continued)

| | | UCC27200-Q1 | |
|----------------------|--|-------------------------|------|
| | THERMAL METRIC(1) | DDA (PowerPad™ SOIC) | UNIT |
| | | 8 Pins | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 8.4 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO}, T_A = T_J = -40 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C} \text{ (unless otherwise noted)}.$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|--------------------------------------|---|-----|--------|------|------|
| SUPPLY (| CURRENTS | | | | | |
| I _{DD} | VDD quiescent current | V _{LI} = V _{HI} = 0 V | | 0.11 | 0.8 | mA |
| DDO | VDD operating current | f = 500 kHz, C _{LOAD} = 0 | | 1 | 3 | mA |
| Інв | Boot voltage quiescent current | V _{LI} = V _{HI} = 0 V | | 0.065 | 0.8 | mA |
| нво | Boot voltage operating current | f = 500 kHz, C _{LOAD} = 0 | | 0.9 | 3 | mA |
| HBS | HB to VSS quiescent current | V _{HS} = V _{HB} = 105 V | | 0.0005 | 1 | μA |
| HBSO | HB to VSS operating current | f = 500 kHz, C _{LOAD} = 0 | | 0.03 | | mA |
| NPUT | | | | | | |
| V _{HIT} | Input voltage high threshold | | | 6 | 8 | V |
| V _{LIT} | Input voltage low threshold | | 3 | 5.6 | | V |
| V _{IHYS} | Input voltage hysteresis | | | 0.4 | | V |
| R _{IN} | Input pulldown resistance | V _{IN} = 3V | 100 | 200 | 350 | kΩ |
| UNDERVO | DLTAGE PROTECTION (UVLO) | | | | • | |
| √ _{DDR} | VDD rising threshold | | 6.2 | 7.1 | 7.8 | V |
| V _{DDHYS} | VDD threshold hysteresis | | | 0.5 | | V |
| V _{HBR} | VHB rising threshold | | 5.8 | 6.7 | 7.2 | V |
| V _{HBHYS} | VHB threshold hysteresis | | | 0.4 | | V |
| воотѕт | RAP DIODE | • | | | • | |
| V _F | Low-current forward voltage | I _{VDD - HB} = 100 μA | | 0.65 | 0.85 | V |
| V _{FI} | High-current forward voltage | I _{VDD - HB} = 100 mA | | 0.85 | 1.1 | V |
| ₹ _D | Dynamic resistance, ΔVF/ΔI | I _{VDD - HB} = 120 mA and 100 mA | | 0.65 | 1 | Ω |
| LO GATE | DRIVER | • | | | • | |
| V _{LOL} | Low level output voltage | I _{LO} = 100 mA | | 0.1 | 0.4 | V |
| V _{LOH} | High level output voltage | I_{LO} = -100 mA, V_{LOH} = $V_{DD} - V_{LO}$ | | 0.13 | 0.42 | V |
| | Peak pullup current ⁽¹⁾ | V _{LO} = 0 V | | 3 | | Α |
| | Peak pulldown current ⁽¹⁾ | V _{LO} = 12 V | | 3 | | Α |
| HO GATE | DRIVER | | | | | |
| V _{HOL} | Low level output voltage | I _{HO} = 100 mA | | 0.1 | 0.4 | V |
| V _{HOH} | High level output voltage | I_{HO} = -100 mA, V_{HOH} = V_{HB} - V_{HO} | | 0.13 | 0.42 | V |
| | Peak pullup current ⁽¹⁾ | V _{HO} = 0 V | | 3 | | Α |
| | Peak pulldown current ⁽¹⁾ | V _{HO} = 12 V | | 3 | | Α |

⁽¹⁾ Parameter not tested in production.

5.6 Switching Characteristics

 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}, \text{ No load on LO or HO}, T_A = T_J = -40 ^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$ (unless otherwise noted).

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|----------------------------|--|-----|-----|-----|------|
| PROPAGATION DELAYS | | | | | | |
| t _{DLFF} | VLI falling to VLO falling | C _{LOAD} = 0 pF, from V _{LIT} of LI to 90% of LO falling | | 22 | 50 | ns |

Copyright © 2024 Texas Instruments Incorporated



5.6 Switching Characteristics (continued)

 $V_{DD} = V_{HB} = 12 \text{ V}$, $V_{HS} = V_{SS} = 0 \text{ V}$, No load on LO or HO, $T_A = T_J = -40^{\circ}\text{C}$ to +150°C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN TYP | P MAX | UNIT |
|----------------------|--|---|---------|-------|------|
| t _{DHFF} | VHI falling to VHO falling | C _{LOAD} = 0 pF, from V _{IT} of HI to 90% of HO falling | 22 | 2 50 | ns |
| t _{DLRR} | VLI rising to VLO rising | C _{LOAD} = 0 pF, from V _{HIT} of LI to 10% of LO rising | 22 | 2 50 | ns |
| t _{DHRR} | VHI rising to VHO rising | C _{LOAD} = 0 pF, from V _{HIT} of HI to 10% of HO rising | 22 | 2 50 | ns |
| DELAY MA | TCHING | | | | |
| t _{MON} | LI ON, HI OFF | | | 1 7 | ns |
| t _{MOFF} | LI OFF, HI ON | | | 1 7 | ns |
| OUTPUT R | RISE AND FALL TIME | | | | |
| t _{R_LO} | LO rise time | C _{LOAD} = 1000 pF, from 10% to 90% | 1 | 8 | ns |
| t _{R_HO} | HO rise time | C _{LOAD} = 1000 pF, from 10% to 90% | | 8 | ns |
| t _{F_LO} | LO fall time | C _{LOAD} = 1000 pF, from 10% to 90% | | 7 | ns |
| t _{F_HO} | HO fall time | C _{LOAD} = 1000 pF, from 10% to 90% | | 7 | ns |
| t _{R_LO_p1} | LO rise time (3 V to 9 V) | C _{LOAD} = 0.1 μF, (3V to 9V) | 0.20 | 6 0.6 | μs |
| t _{R_HO_p1} | HO rise time (3 V to 9 V) | C _{LOAD} = 0.1 μF, (3V to 9V) | 0.20 | 6 0.6 | μs |
| t _{F_LO_p1} | LO fall time (9 V to 3 V) | C _{LOAD} = 0.1 μF, (9V to 3V) | 0.22 | 2 0.6 | μs |
| t _{F_HO_p1} | HO fall time (9 V to 3 V) | C _{LOAD} = 0.1 μF, (9V to 3V) | 0.22 | 2 0.6 | μs |
| MISCELLA | NEOUS | | | | |
| t _{IN_PW} | Minimum input pulse width that changes the output LO | | | 50 | ns |
| t _{IN_PW} | Minimum input pulse width that changes the output HO | | | 50 | ns |
| t _{OFF_BSD} | Bootstrap diode turnoff time ⁽¹⁾ (2) | I _F = 20 mA, I _{REV} = 0.5 A ⁽³⁾ | 20 | 0 | ns |

- (1) Parameter not tested in production.
- (2) Typical values for $T_A = 25^{\circ}C$.
- (3) I_F: Forward current applied to bootstrap diode, I_{REV}: Reverse current applied to bootstrap diode.

5.7 Timing Diagrams





Figure 5-1. Timing Diagrams


Submit Document Feedback

5.8 Typical Characteristics






5.8 Typical Characteristics (continued)





5.8 Typical Characteristics (continued)




6 Detailed Description

6.1 Overview

The UCC27200-Q1 device is a high-side and low-side driver. The high-side and low-side each have independent inputs, which allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27200-Q1. This device has CMOS-compatible inputs. The high-side driver is referenced to the switch node (HS), which is typically the source pin of the high-side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to V_{SS}, which is typically ground. The functions contained are the input stages, UVLO protection, level shift, boot diode, and output driver stages.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Input Stages

The input stages provide the interface to the PWM output signals. The input impedance of the UCC27200-Q1 is $200k\Omega$ nominal and input capacitance is approximately 4pF. The $200k\Omega$ is a pulldown resistance to V_{SS} (ground). The CMOS-compatible input of the UCC27200-Q1 provides a rising threshold of 6V and a falling threshold of 5.6V. The inputs of the UCC27200-Q1 are intended to be driven from 0 to V_{DD} levels.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

6.3.2 Undervoltage Lockout (UVLO)

The bias supplies for the high-side and low-side drivers have UVLO protection. V_{DD} as well as V_{HB} to V_{HS} differential voltages are monitored. The V_{DD} UVLO disables both drivers when V_{DD} is below the specified threshold. The rising V_{DD} threshold is 7.1V with 0.5V hysteresis. The V_{HB} UVLO disables only the high-side driver when the V_{HB} to V_{HS} differential voltage is below the specified threshold. The V_{HB} UVLO rising threshold is 6.7V with 0.4V hysteresis.

6.3.3 Level Shift

The level-shift circuit is the interface from the high-side input to the high-side driver stage, which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver.

6.3.4 Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC27200-Q1 family of drivers. The diode anode connects to V_{DD} and the cathode connects to VHB. With the VHB capacitor connected to HB and the HS pins, the V_{HB} capacitor charge refreshes every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and a voltage rating margin that allow for efficient and reliable operation.

6.3.5 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High-slew rate, low resistance, and high-peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage reference is from V_{DD} to V_{SS} and the high-side output stage reference is from V_{HB} to V_{HS} .

6.4 Device Functional Modes

The device operates in normal mode and UVLO mode. See *Undervoltage Lockout (UVLO)* for information on UVLO operation mode. In the normal mode, the output state is dependent on states of the HI and LI pins. Table 6-1 lists the output states for different input pin combinations.

 HI PIN
 LI PIN
 HO(1)
 LO(2)

 L
 L
 L
 L

 L
 H
 L
 H

 H
 L
 H
 L

Н

Table 6-1. Device Logic Table

HO is measured with respect to HS.

Η

Н

(2) LO is measured with respect to V_{SS}.



7 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

To enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3V signal to the gate-drive voltage (such as 12V) to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers, and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

7.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 7-1. UCC27200-Q1 Typical Application Diagram

7.2.1 Design Requirements

For this design example, use the parameters listed in Table 7-1.

Table 7-1. Design Specifications

| DESIGN PARAMETER | EXAMPLE VALUE | | | |
|---------------------------|---------------|--|--|--|
| Supply voltage, VDD | 12V | | | |
| Voltage on HS, VHS | 0V to 100V | | | |
| Voltage on HB, VHB | 12V to 112V | | | |
| Output current rating, IO | -3A to 3A | | | |

Product Folder Links: UCC27200-Q1

| Table 7-1. Design Specifications (| continued) |
|------------------------------------|------------|
|------------------------------------|------------|

| DESIGN PARAMETER | EXAMPLE VALUE | | | | | | |
|---------------------|---------------|--|--|--|--|--|--|
| Operating frequency | 200kHz | | | | | | |

7.2.2 Detailed Design Procedure

7.2.2.1 Input Threshold Type

The UCC27200-Q1 device features CMOS compatible input threshold logic with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the Electrical Characteristics table for the actual input threshold voltage levels and hysteresis specifications for the UCC27200-Q1 device.

7.2.2.2 V_{DD} Bias Supply Voltage

The bias supply voltage to be applied to the VDD pin of the device should never exceed the values listed in the Absolute Maximum Ratings table. Different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turnoff. With certain power switches, a positive gate voltage may be required for turnon and a negative gate voltage may be required for turnoff, in which case the VDD bias supply equals the voltage differential. With a wide operating range from 8V to 17V, the UCC27200-Q1 device can be used to drive a variety of power switches, such as Si MOSFETs, IGBTs, and wide-bandgap power semiconductors.

7.2.2.3 Peak Source and Sink Currents

Generally, the switching speed of the power switch during turnon and turnoff should be as fast as possible in order to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds with the targeted power MOSFET. The system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as dV_{DS}/dt). For example, the system requirement might state that a SPP20N60C3 power MOSFET must be turned-on with a dV_{DS}/dt of 20V/ns or higher with a DC bus voltage of 400V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power losses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turnon event (from 400V in the OFF state to $V_{DS(on)}$ in on state) must be completed in approximately 20ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET (QGD parameter in the SPP20N60C3 data sheet is 33nC typical) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET, $V_{GS(TH)}$.

To achieve the targeted dV_{DS}/dt, the gate driver must be capable of providing the Q_{GD} charge in 20ns or less. In other words a peak current of 1.65A (= 33nC / 20ns) or higher must be provided by the gate driver. The UCC27200-Q1 gate driver is capable of providing 3A peak sourcing current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The overdrive capability provides an extra margin against part-to-part variations in the Q_{GD} parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations. However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the dl/dt of the output current pulse of the gate driver. In order to illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle (½ × I_{PFAK} × time) would equal the total gate charge of the power MOSFET (QG parameter in SPP20N60C3 power MOSFET datasheet = 87nC typical). If the parasitic trace inductance limits the dl/dt then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the QG required for the power MOSFET switching. In other words the time parameter in the equation would dominate and the I_{PEAK} value of the current pulse would be much less than the true peak current capability of the device, while the required QG is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver is capable of achieving the targeted switching speed.



Thus, placing the gate driver device very close to the power MOSFET and designing a tight gate drive-loop with minimal PCB trace inductance is important to realize the full peak-current capability of the gate driver.

7.2.2.4 Propagation Delay

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC27200-Q1 device features 22ns (typical) propagation delays, which ensures very little pulse distortion and allows operation at very high-frequencies. See the Electrical Characteristics table for the propagation and switching characteristics of the UCC27200-Q1 device.

7.2.2.5 Power Dissipation

Power dissipation of the gate driver has two portions as shown in Equation 1.

$$P_{DISS} = P_{DC} + P_{SW} \tag{1}$$

Use Equation 2 to calculate the DC portion of the power dissipation (PDC).

$$PDC = I_{Q} \times V_{DD}$$
 (2)

where

• I_O is the quiescent current for the driver.

The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through, and so forth). The UCC27200-Q1 features very low quiescent currents (refer to the Electrical Characteristics table) and contain internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the PDC on the total power dissipation within the gate driver can be safely assumed to be negligible. The power dissipated in the gate-driver package during switching (PSW) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage VG, which is very close to input bias supply voltage VDD)
- · Switching frequency
- Use of external gate resistors. When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 3.

$$EG = \frac{1}{2}C_{LOAD} \times V_{DD}^{2}$$
 (3)

- where
- C_{LOAD} is load capacitor
- V_{DD} is bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged and when it is discharged. This leads to a total power loss given by Equation 4.

$$PG = C_{LOAD} \times V_{DD}^{2} \times f_{SW}$$
 (4)

where

f_{SW} is the switching frequency

The switching load presented by a power MOSFET/IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Qg, determine the power



that must be dissipated when switching a capacitor which is calculated using the equation $Q_G = C_{LOAD} \times V_{DD}$ to provide Equation 5 for power.

$$P_{G} = C_{LOAD} \times V_{DD}^{2} \times f_{SW} = Q_{G} \times V_{DD} \times f_{SW}$$
(5)

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on and off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor.

7.2.3 Application Curves




Figure 7-2. LO Rise Time and LI to LO Turn-on Propagation Delay




Figure 7-3. LO Fall Time and LI to LO Turn-off Propagation Delay




Figure 7-4. HO Rise Time and HI to HO Turn-on Propagation Delay




Figure 7-5. HO Fall Time and HI to HO Turn-off Propagation Delay

8 Power Supply Recommendations

The bias supply voltage range for which the device is recommended to operate is from 8V to 17V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the V_{DD} pin supply circuit blocks. Whenever the driver is in UVLO condition when the V_{DD} pin voltage is below the $V_{(ON)}$ supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20V absolute maximum voltage rating of the V_{DD} pin of the device (which is a stress rating). Keeping a 3V margin to allow for transient voltage spikes, the maximum recommended voltage for the V_{DD} pin is 17V. The UVLO protection feature also involves a hysteresis function, which means that when the V_{DD} pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification $V_{DD(hys)}$. Therefore, ensuring that, while operating at or near the 8V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the V_{DD} pin voltage has dropped below the $V_{(OFF)}$ threshold, which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up the device does not begin operation until the V_{DD} pin voltage has exceeded the $V_{(ON)}$ threshold.

The quiescent current consumed by the internal circuit blocks of the device is supplied through the V_{DD} pin. Although this fact is well known, it is important to recognize that the charge for source current pulses delivered by the LO pin is also supplied through the same V_{DD} pin. As a result, every time a current is sourced out of the LO pin, a corresponding current pulse is delivered into the device through the V_{DD} pin. Thus, ensure that a local bypass capacitor is provided between the V_{DD} and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low ESR, ceramic surface-mount capacitor is required. TI recommends using a capacitor in the range from $0.22\mu F$ to $4.7\mu F$ between V_{DD} and GND. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore, TI recommends placing a $0.022\mu F$ to $0.1\mu F$ local decoupling capacitor between the HB and HS pins.

9 Layout

9.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules must be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the V_{DD} and V_{HB} (bootstrap) capacitors as close as possible to the driver.
- Pay close attention to the GND trace. Use the thermal pad of the DDA package as GND by connecting it to the V_{SS} pin (GND).

Note

The GND trace from the driver goes directly to the source of the MOSFET, but must not be in the high-current path of the MOSFET(S) drain or source current.

- Use similar rules for the HS node as for GND for the high-side driver.
- Use wide traces for LO and HO closely following the associated GND or HS traces. Where possible, widths of 60mil to 100mil are preferred.
- Use two or more vias if the driver outputs or SW node must be routed from one layer to another. For GND, consider the number of vias of the thermal pad requirements of the thermal pad requirements as well as parasitic inductance.
- Avoid L_I and H_I (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high-impedance leads.
- Keep in mind that a poor layout can cause a significant drop in efficiency versus a good PCB layout and can even lead to decreased reliability of the whole system.

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated



9.2 Layout Example




Figure 9-1. Example Component Placement



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For more related documentation, see the following:

- PowerPAD™ Thermally Enhanced Package (SLMA002)
- PowerPAD™ Made Easy (SLMA004)

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | hanges from Revision C (August 2016) to Revision D (July 2024) | Page |
|---|---|--------|
| • | Changed document title to reflect the device's key features and device part number since this data sheet | t |
| | corresponds to only 1 part number (From: UCC2720x-Q1. To: UCC27200-Q1). Updated to several | |
| | specifications to reflect the device characteristics. Deleted any reference to UCC27201-Q1 device from t | this |
| | data sheet. | |
| • | Updated the numbering format for tables, figures, and cross-references throughout the document | · |
| | Changed Features section: 1) Deleted HBM and CDM ESD classification level to follow latest TI data she | |
| | standards. 2) Changed junction temperature range specification (From: -40°C to 140°C. To: -40°C to 150°C. | |
| | 4) Changed typical propagation delay (From: 20ns. To: 22ns). 5) Deleted Greater than 1 MHz of Operation | |
| | since the switching frequency is not a specified parameter. 6) Changed typical bootstrap diode resistance | |
| | (From: 0.6Ω . To: 0.65Ω) | |
| | Updated Applications section with list of top 5 typical applications | |
| | Changed Description section to replaced UCC2720x-Q1 with UCC27200-Q1 and deleted any references | |
| • | UCC27201-Q1 | |
| | Changed Pin Functions table with a change to the power pad description. | |
| • | | ••••• |
| ٠ | Updated Absolute Maximum Ratings section to remove "Power dissipation at TA = 25°C" and "Lead | |
| | temperature (soldering, 10s)". Power dissipation can be calculated with thermal metrics in "Thermal | |
| _ | Information" table | |
| • | Updated Recommended Operating Conditions: Operating Junction Temperature maximum changed from | |
| | 140°C to 150°C, and removed Operating Ambient Temperature. | |
| • | Updated Thermal Information section to reflect device characteristics. | |
| • | Updated Supply Currents specifications in the Electrical Characteristics table: 1) I _{DD} typical changed (Fro | |
| | 0.4mA. To: 0.11mA). 2) UC27200-Q1 I _{DDO} typical changed (From: 2.5mA. To: 1mA). 3) UCC27200-Q1 I _D | |
| | maximum changed (From: 4mA. To: 3mA. 4) I _{HB} typical changed (From: 0.4mA. To: 0.065mA). 5) I _{HBO} ty | |
| | changed (From: 2.5mA. To: 0.9mA). 6) I _{HBO} maximum changed (From: 4mA. To: 3mA). 7) I _{HBS} test cond | |
| | changed to match V_{HS} maximum recommended operating conditions (From: 110V. To: 105V). 8) I_{HBSO} ty | /pica |
| | changed (From: 0.1mA. To: 0.03mA) | 4 |
| • | Updated Input specifications in the Electrical Characteristics table: 1) UCC27200-Q1 V _{HIT} typical change | |
| | (From: 5.8V. To: 6V). 2) UCC27200-Q1 V _{LIT} typical changed (From: 5.4V. To: 5.6V) | |
| • | Updated Bootstrap diode specifications in the Electrical Characteristics table: 1) R _D test conditions change | |
| | (From: 100mA and 80mA. To: 120mA and 100mA). 2) R_D typical changed (From: 0.6 Ω . To: 0.65 Ω) | |
| • | Updated LO/HO Gate Driver specifications in the Electrical Characteristics table: 1) V _{LOL} typical changed | d |
| | (From 0.18V. To 0.1V). 2) V _{LOH} typical changed (From: 0.25V. To: 0.13V) | 4 |
| • | Removed specifications with test conditions "-40°C to 125°C T _J ", since all parameters are specified from | ì |
| | -40°C to 150°C T _J (unless otherwise noted). Changed Propagation Delays typical specification (From: 20 | Ons. |
| | To: 22ns) | 4 |
| • | Updated Output Rise and Fall Time specifications: 1) t _R typical changed (From: 0.35us. To: 0.26us). 2) t _F | F |
| | typical changed (From: 0.3us. To: 0.22us). | |
| • | Updated all plots in Typical Characteristics section to reflect the device's typical specification | |
| • | Updated Typical Application section to display a different application diagram and detailed design procedure. | |
| | since information in legacy data sheet had an outdated circuit with obsolete part numbers | |
| | Changed application curves to display propagation delay and rise/fall time plots. | |
| | Updated Power Supply Recommendations section to fix 3 typos | |
| | | |
| | | |
| _ | | _ |
| C | , | Pag |
| , | Changed the device temperature grade in the <i>Features</i> section from Grade 0 (–40°C to 150°C) to Grade 40°C to 125°C) | ; 1 (– |
| | 40 G 10 170 G1 | |

Copyright © 2024 Texas Instruments Incorporated



| _ | Added the Receiving Notification of Documentation Updates section | 18 |
|---|---|------|
| С | hanges from Revision A (November 2008) to Revision B (March 2016) | Page |
| | Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section | |
| • | Changed device numbers UCC2720x and UCC27200 to UCC2720x-Q1 and UCC27200-Q1 | 1 |

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: UCC27200-Q1



www.ti.com 28-Mar-2024

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| UCC27200QDDARQ1 | ACTIVE | SO PowerPAD | DDA | 8 | 2500 | RoHS & Green | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | 27200Q | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC27200-Q1:

PACKAGE OPTION ADDENDUM

www.ti.com 28-Mar-2024

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Mar-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| UCC27200QDDARQ1 | SO PowerPAD | DDA | 8 | 2500 | 330.0 | 12.8 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |


PACKAGE MATERIALS INFORMATION

www.ti.com 28-Mar-2024



*All dimensions are nominal

| | Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ı | UCC27200QDDARQ1 | SO PowerPAD | DDA | 8 | 2500 | 366.0 | 364.0 | 50.0 |




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated